Hardware Multi-Processor Design for Highly-demanding Applications

被引:0
|
作者
Jozwiak, Lech [1 ]
Jan, Yahya [1 ]
机构
[1] Eindhoven Univ Technol, NL-5600 MB Eindhoven, Netherlands
关键词
multi-processors; hardware accelerators; advanced applications; architecture design; design-space exploration; HIGH-LEVEL SYNTHESIS; PARITY-CHECK CODES;
D O I
10.1109/ITNG.2013.33
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper focuses on mastering the architecture development of hardware multi-processors for modern highly demanding applications. It presents the results of our analysis of the main issues to be addressed when designing multiprocessors for such applications, and discusses our new multiprocessor design method which developed to address these issues. We implemented the method in the form of an automatic design exploration tool. Using this tool we performed a large set of design experiments. The experiments demonstrated that without adequately addressing of the discussed design issues it is virtually impossible to construct high-quality hardware multi-processors, and that our design method adequately addresses them.
引用
收藏
页码:200 / 205
页数:6
相关论文
共 50 条
  • [1] Design of massively parallel hardware multi-processors for highly-demanding embedded applications
    Jozwiak, Lech
    Jan, Yahya
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 1155 - 1172
  • [2] ADVANCED ARCHITECTURES FOR HIGHLY-DEMANDING EMBEDDED AND PERVASIVE APPLICATIONS
    Jozwiak, Lech
    [J]. PECCS 2011: PROCEEDINGS OF THE 1ST INTERNATIONAL CONFERENCE ON PERVASIVE AND EMBEDDED COMPUTING AND COMMUNICATION SYSTEMS, 2011, : IS9 - IS14
  • [3] Automatic Communication Synthesis with Hardware Sharing for Multi-Processor SoC Design
    Ando, Yuki
    Shibata, Seiya
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2509 - 2516
  • [4] An interface for the design and implementation of dynamic applications on multi-processor architectures
    Kang, J
    Henriksson, T
    van der Wolf, P
    [J]. PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 101 - 106
  • [5] A hardware operating system kernel for multi-processor systems
    Park, Sanggyu
    Hong, Do-Sun
    Chae, Soo-Ik
    [J]. IEICE ELECTRONICS EXPRESS, 2008, 5 (09): : 296 - 302
  • [6] Hardware Transactional Memory on Multi-processor FPGA Platform
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    [J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2744 - 2747
  • [7] A Reconfigurable Multi-Processor SoC for Media Applications
    Zhu, Min
    Liu, Leibo
    Yin, Shouyi
    Wang, Yansheng
    Wang, Wenjie
    Wei, Shaojun
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2011 - 2014
  • [8] A multi-processor system for video coding applications
    Iyer, DS
    Chong, MN
    Cai, WT
    [J]. ISCE '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS, 1997, : 210 - 213
  • [9] Configurable multi-processor architecture and its processor element design
    Nishimura, Tsutomu
    Miki, Takuji
    Sugiura, Hiroaki
    Matsumoto, Yuki
    Kobayashi, Masatsugu
    Kato, Toshiyuki
    Eda, Tsutomu
    Yamauchi, Hironori
    [J]. ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 124 - +
  • [10] HEAP: A Highly Efficient Adaptive multi-Processor framework
    Lavagno, Luciano
    Lazarescu, Mihai T.
    Papaefstathiou, Ioannis
    Brokalakis, Andreas
    Walters, Johan
    Kienhuis, Bart
    Schaefer, Florian
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 1050 - 1062