A hardware operating system kernel for multi-processor systems

被引:5
|
作者
Park, Sanggyu [1 ]
Hong, Do-Sun [1 ]
Chae, Soo-Ik [1 ]
机构
[1] Seoul Natl Univ, Sch EECS, Seoul 151742, South Korea
关键词
multiprocessor; RISC; operating system; multithreading;
D O I
10.1587/elex.5.296
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a hardware operating system kernel (HOSK), which schedules tasks, controls semaphores, and pre-fetches contexts, as a hardware coprocessor in multiprocessor systems. A multiprocessor system can substantially reduce multithreading overheads by using the HOSK together with simplified RISC processors that do not include hardware for multithreading. We implemented an efficient HOSK which requires about 14 similar to 25K gates. The experimental results show that the multithreading overheads with a HOSK can be reduced to less than 1 percent. Preliminary efforts confirm that this approach is a feasible solution for minimizing the hardware complexity of a multiprocessor system.
引用
收藏
页码:296 / 302
页数:7
相关论文
共 50 条
  • [1] A proposal for an operating system for a multi-processor StrongARM system
    Liew, EWK
    O'Neill, BC
    Wong, KL
    Clark, S
    Thomas, PD
    Cant, R
    ARCHITECTURES, LANGUAGES AND TECHNIQUES FOR CONCURRENT SYSTEMS, 1999, 57 : 37 - 46
  • [2] Separate processor process and memory process in multi-processor operating systems
    Liu, Fu-Yan
    You, Jin-Yuan
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2002, 39 (09): : 1138 - 1143
  • [3] Operating system support for StrongARM multi-processor communications
    Liew, EWK
    Kaye, D
    O'Neill, BC
    Clark, S
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2000, : 334 - 339
  • [4] MULTI-PROCESSOR SYSTEMS
    HUGHES, P
    DOONE, T
    MICROELECTRONICS AND RELIABILITY, 1977, 16 (04): : 281 - 293
  • [5] Multi-Processor Operating System Emulation Framework with Thermal Feedback for Systems-on-Chip
    Carta, Salvatore
    Pittau, Michele
    Acquaviva, Andrea
    Del Valle, Pablo G.
    Rincon, Fernando
    Benini, Luca
    Mendias, Jose M.
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 311 - 316
  • [6] A consideration of processor utilization on multi-processor system
    Kashiwagi, Koichi
    Higami, Yoshinobu
    Kobayashi, Shin-Ya
    ADVANCES IN INFORMATION PROCESSING AND PROTECTION, 2007, : 383 - 390
  • [7] Hardware Transactional Memory on Multi-processor FPGA Platform
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2744 - 2747
  • [8] Asymmetric multi-processor architecture for reconfigurable system-on-chip and operating system abstractions
    Xie, Xin
    Williams, John
    Bergmann, Neil
    ICFPT 2007: INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2007, : 41 - 48
  • [9] COMMUNICATION COMPLEXITY OF MULTI-PROCESSOR SYSTEMS
    FLEISCHER, R
    INFORMATION PROCESSING LETTERS, 1989, 30 (02) : 57 - 65
  • [10] Measures for the quality of a multi-processor system
    Hoja, H.
    Zeisel, G.
    IT - Information Technology, 1974, 16 (1-6): : 104 - 108