A hardware operating system kernel for multi-processor systems

被引:5
|
作者
Park, Sanggyu [1 ]
Hong, Do-Sun [1 ]
Chae, Soo-Ik [1 ]
机构
[1] Seoul Natl Univ, Sch EECS, Seoul 151742, South Korea
关键词
multiprocessor; RISC; operating system; multithreading;
D O I
10.1587/elex.5.296
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose a hardware operating system kernel (HOSK), which schedules tasks, controls semaphores, and pre-fetches contexts, as a hardware coprocessor in multiprocessor systems. A multiprocessor system can substantially reduce multithreading overheads by using the HOSK together with simplified RISC processors that do not include hardware for multithreading. We implemented an efficient HOSK which requires about 14 similar to 25K gates. The experimental results show that the multithreading overheads with a HOSK can be reduced to less than 1 percent. Preliminary efforts confirm that this approach is a feasible solution for minimizing the hardware complexity of a multiprocessor system.
引用
收藏
页码:296 / 302
页数:7
相关论文
共 50 条
  • [31] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [32] An Improved Design for UMP (Ubiquitous Multi-Processor) System
    Zhang, Gongwei
    Dong, Mianxiong
    Zheng, Long
    Zeng, Deze
    Guo, Minyi
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS, 2008, : 540 - +
  • [33] A Case of System-level Hardware/Software Co-design and Co-verification of a Commodity Multi-Processor System with Custom Hardware
    Hong, Sungpack
    Oguntebi, Tayo
    Casper, Jared
    Bronson, Nathan
    Kozyrakis, Christos
    Olukotun, Kunle
    CODES+ISSS'12:PROCEEDINGS OF THE TENTH ACM INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE-CODESIGN AND SYSTEM SYNTHESIS, 2012, : 513 - 519
  • [34] System-Level Design Space Exploration for Dedicated Heterogeneous Multi-Processor Systems
    Pomante, Luigi
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 79 - 86
  • [35] A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip
    May, Matthias
    Wehn, Norbert
    Bouajila, Abdelmajid
    Zeppenfeld, Johannes
    Stechele, Walter
    Herkersdorf, Andreas
    Ziener, Daniel
    Teich, Juergen
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 375 - 380
  • [36] A high performance multi-processor architecture for an on-board SAR processor system
    Helfers, T
    Pike, T
    Liebstückel, U
    Wolframm, A
    Bierens, L
    Moreira, A
    DASIA 2000: DATA SYSTEMS IN AEROSPACE, PROCEEDINGS, 2000, 457 : 205 - 210
  • [37] Shared multi-processor scheduling
    Dereniowski, Dariusz
    Kubiak, Wieslaw
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2017, 261 (02) : 503 - 514
  • [38] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [39] Chip multi-processor generator
    Solomatnikov, Alex
    Firoozshahian, Amin
    Qadeer, Wajahat
    Shacham, Ofer
    Kelley, Kyle
    Asgar, Zain
    Wachs, Megan
    Hameed, Rehan
    Horowitz, Mark
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [40] A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system
    Lai, Bo-Cheng Charles
    Schaumont, Patrick
    Verbauwhede, Ingrid
    2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1647 - 1651