A Reconfigurable Multi-Processor SoC for Media Applications

被引:0
|
作者
Zhu, Min [1 ]
Liu, Leibo
Yin, Shouyi
Wang, Yansheng
Wang, Wenjie
Wei, Shaojun
机构
[1] Tsinghua Univ, Res Ctr Mobile Comp, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a reconfigurable multi-processor SoC for media applications called REMUS (REconfigurable Multi-media System), which consists of 512 processing engines and two ARMs. The processing engines are divided into two dynamic configuration groups, which can be easily tailored and extended. The processing engines, DBIs (Data Buffering Interface, DBI) and context interfaces build up a large throughput computing system with thread parallelism, algorithms parallelism and data parallelism. Different algorithms can be mapped in at the same time. REMUS is suitable for many applications such as media decoding and baseband processing, etc. Simulation results show that the processing capability of REMUS is to support 1920*1088 @30fps videos at 200 MHz in real-time decoding of H. 264 high-profile streams.
引用
收藏
页码:2011 / 2014
页数:4
相关论文
共 50 条
  • [1] Multi-Processor Debug in SoC and Processor designs
    Penner, Bill
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication
    Rana, Vincenzo
    Atienza, David
    Santambrogio, Marco Domenico
    Sciuto, Donatella
    De Micheli, Giovanni
    [J]. VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
  • [3] Dynamically Reconfigurable Multi-Processor Arrays
    Glenn-Anderson, James
    [J]. CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1858 - 1863
  • [4] Design of Two-Dimension DMA controller In Media Multi-Processor SoC
    Chen, Keming
    Qi, Lingling
    Yu, Haibin
    [J]. 2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL II, PROCEEDINGS, 2008, : 708 - +
  • [5] Arbiter synthesis approach for SoC multi-processor systems
    Zitouni, Abdelkrim
    Tourki, Rached
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2008, 34 (01) : 63 - 77
  • [6] MPARM: Exploring the multi-processor SoC design space with SystemC
    Benini, L
    Bertozzi, D
    Bogliolo, A
    Menichelli, F
    Olivieri, M
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 169 - 182
  • [7] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529
  • [8] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC
    Luca Benini
    Davide Bertozzi
    Alessandro Bogliolo
    Francesco Menichelli
    Mauro Olivieri
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
  • [9] Multi-processor SoC integration: A case study on BlueGene/L
    Nsame, T
    Savaria, Y
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
  • [10] System level design methodologies in the multi-processor SoC era
    Imai, Masaharu
    [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX