共 50 条
- [1] Multi-Processor Debug in SoC and Processor designs [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [2] A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication [J]. VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 232 - +
- [3] Dynamically Reconfigurable Multi-Processor Arrays [J]. CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1858 - 1863
- [4] Design of Two-Dimension DMA controller In Media Multi-Processor SoC [J]. 2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL II, PROCEEDINGS, 2008, : 708 - +
- [6] MPARM: Exploring the multi-processor SoC design space with SystemC [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 169 - 182
- [7] Architecture for multi-processor SoC platform using dedicated channels [J]. Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529
- [8] MPARM: Exploring the Multi-Processor SoC Design Space with SystemC [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 169 - 182
- [9] Multi-processor SoC integration: A case study on BlueGene/L [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 201 - 204
- [10] System level design methodologies in the multi-processor SoC era [J]. 2007 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS: ICCES '07, 2007, : XIX - XIX