Implementation of dynamic streaming applications on heterogeneous multi-processor architectures

被引:0
|
作者
Henriksson, T [1 ]
Kang, J [1 ]
van der Wolf, P [1 ]
机构
[1] Philips Res, NL-5656 AE Eindhoven, Netherlands
关键词
system level design; dynamic applications; platform interface;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System design based on static task graphs does not match well with modem consumer electronic devices with dynamic stream processing applications. We propose the TTL API for task graph reconfiguration services, which can be used to describe the dynamic behaviour of applications. We demonstrate the efficient implementation of the TTL A-PI on a heterogeneous multi-processor architecture. It is possible to design dynamic streaming applications with reusable reconfiguration-aware tasks and we argue that the TTL API serves as a good starting point for standardization.
引用
收藏
页码:57 / 62
页数:6
相关论文
共 50 条
  • [1] An interface for the design and implementation of dynamic applications on multi-processor architectures
    Kang, J
    Henriksson, T
    van der Wolf, P
    PROCEEDINGS OF THE 2005 3RD WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, 2005, : 101 - 106
  • [2] Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems
    Holzenspies, Philip K. F.
    ter Braak, Timon D.
    Kuper, Jan
    Smit, Gerard J. M.
    Hurink, Johann M.
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2010, 38 (01) : 68 - 83
  • [3] Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems
    Philip K. F. Hölzenspies
    Timon D. ter Braak
    Jan Kuper
    Gerard J. M. Smit
    Johann M. Hurink
    International Journal of Parallel Programming, 2010, 38 : 68 - 83
  • [4] Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures
    Gerin, P
    Yoo, S
    Nicolescu, G
    Jerraya, AA
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 63 - 68
  • [5] Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)
    Holzenspies, Philip K. F.
    Hurink, Johann L.
    Kuper, Jan
    Smit, Gerard J. M.
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 210 - +
  • [6] Heterogeneous Multi-Processor Coherent Interconnect
    Chirca, Kai
    Pierson, Matthew
    Zbiciak, Joe
    Thompson, David
    Wu, Daniel
    Myilswamy, Shankar
    Griesmer, Roger
    Basavaraj, Kedar
    Huynh, Thomas
    Dayal, Akshit
    You, Junbok
    Eyres, Pat
    Ghadiali, Yusuf
    Beck, Todd
    Hill, Anthony
    Bhoria, Naveen
    Duc Bui
    Tran, Jonathan
    Rahman, Mujibur
    Fei, Hong
    Jagathesan, Shoban
    Anderson, Tim
    2013 IEEE 21ST ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2013, : 17 - 24
  • [7] Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures
    Zhang, Sushu
    Chatha, Karam S.
    2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 583 - 588
  • [8] Behavioral simulation and performance evaluation of multi-processor architectures
    Mahmood, A
    VLSI DESIGN, 1996, 4 (01) : 59 - 68
  • [9] PROPHID: A heterogeneous multi-processor architecture for multimedia
    Leijten, JAJ
    vanMeerbergen, JL
    Timmer, AH
    Jess, JAG
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 164 - 169
  • [10] Buffer Allocation for Dynamic Real-time Streaming Applications Running on a Multi-processor without Back-pressure
    Salunkhe, Hrishikesh
    Lele, Alok
    Moreira, Orlando
    van Berkel, Kees
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 250 - 254