MIRRORING ATPG TECHNOLOGY FOR MULTI-CORE CHIPS

被引：0
|
作者：
Ouyang, Keqing [1 ,2 ]
Peng, Minqiang [1 ,2 ]
Zhou, Jitong [1 ,2 ]
Zhou, Guohua [1 ,2 ]
Wu, Youfa [1 ,2 ]
机构：
[1] State Key Lab Mobile Network & Mobile Multimedia, Shenzhen 518000, Peoples R China
[2] Sanechips Technol Co Ltd, Shenzhen 518000, Peoples R China
来源：
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年
关键词：
DESIGNS; CAPTURE;
D O I：
10.1109/CSTIC61820.2024.10532089
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Multi-core multiplexing scenarios are common in today's ultra-large-scale network system chips and large computing power chips such as CPUs and GPUs. To screen out chips with manufacturing defects and to improve product quality, the traditional automatic test pattern generation(ATPG) method requires large numbers of input and output(I/O) pins. In this paper, a novel idea called Mirroring ATPG is proposed to reduce the I/O resources and improve the efficiency of ATPG test.
引用
收藏
页数：3
相关论文
共 50 条
  • [1] Multi-core technology
    [J]. Sci. Comput., 2006, 7 (06):
  • [2] Low-power multi-core ATPG to target concurrency
    Abdulrahman, Arkan
    Tragoudas, Spyros
    [J]. INTEGRATION-THE VLSI JOURNAL, 2008, 41 (04) : 459 - 473
  • [3] How to build Programmable Multi-Core Chips
    Dennis, Jack
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (04) : 283 - 283
  • [4] How to build Programmable Multi-Core Chips
    Dennis, Jack
    [J]. HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 457 - 457
  • [5] Collective Memory Transfers for Multi-Core Chips
    Michelogiannakis, George
    Williams, Alexander
    Williams, Samuel
    Shalf, John
    [J]. PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 343 - 352
  • [6] Power Management of Multi-Core Chips: Challenges and Pitfalls
    Bose, Pradip
    Buyuktosunoglu, Alper
    Darringer, John A.
    Gupta, Meeta S.
    Healy, Michael B.
    Jacobson, Hans
    Nair, Indira
    Rivers, Jude A.
    Shin, Jeonghee
    Vega, Augusto
    Weger, Alan J.
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 977 - 982
  • [7] Dynamic Management of TurboMode in Modern Multi-core Chips
    Lo, David
    Kozyrakis, Christos
    [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 603 - 613
  • [8] Realities of multi-core cpu chips and Memory Contention
    Barker, David P.
    [J]. PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 446 - 453
  • [9] An exploration of the technology space for multi-core memory/logic chips for highly scalable parallel systems
    Kogge, PM
    [J]. INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2005, : 55 - 64
  • [10] A New Technology of Multi-core Prefetching
    Fang Juan
    Zhang Hongbo
    [J]. CEIS 2011, 2011, 15
12345