How to build Programmable Multi-Core Chips

被引：0
|
作者：
Dennis, Jack [1 ]
机构：
[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
来源：
ACM SIGPLAN NOTICES | 2009年 / 44卷 / 04期
关键词：
Design; Performance; Languages;
D O I：
10.1145/1594835.1504179
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
下载
收藏
页码：283 / 283
页数：1
相关论文
共 50 条
  • [1] How to build Programmable Multi-Core Chips
    Dennis, Jack
    HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 457 - 457
  • [2] MIRRORING ATPG TECHNOLOGY FOR MULTI-CORE CHIPS
    Ouyang, Keqing
    Peng, Minqiang
    Zhou, Jitong
    Zhou, Guohua
    Wu, Youfa
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [3] Collective Memory Transfers for Multi-Core Chips
    Michelogiannakis, George
    Williams, Alexander
    Williams, Samuel
    Shalf, John
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 343 - 352
  • [4] An experimental study on how to build efficient multi-core clusters for high performance computing
    Pinto, Luiz Carlos
    Tomazella, Luiz H. B.
    Dantas, M. A. R.
    CSE 2008:11TH IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, PROCEEDINGS, 2008, : 33 - 40
  • [5] Power Management of Multi-Core Chips: Challenges and Pitfalls
    Bose, Pradip
    Buyuktosunoglu, Alper
    Darringer, John A.
    Gupta, Meeta S.
    Healy, Michael B.
    Jacobson, Hans
    Nair, Indira
    Rivers, Jude A.
    Shin, Jeonghee
    Vega, Augusto
    Weger, Alan J.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 977 - 982
  • [6] Dynamic Management of TurboMode in Modern Multi-core Chips
    Lo, David
    Kozyrakis, Christos
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 603 - 613
  • [7] Realities of multi-core cpu chips and Memory Contention
    Barker, David P.
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 446 - 453
  • [8] Programmable Gain Equalizer for Multi-Core Fiber Amplifiers
    Fontaine, Nicolas K.
    Guan, Binbin
    Ryf, Roland
    Chen, Haoshuo
    Koonen, A. M. J.
    Ben Yoo, S. J.
    Abedin, Kazi
    Fini, John
    Taunay, Thierry F.
    Neilson, David T.
    2014 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2014,
  • [9] DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in Multi-Core Chips
    DeOrio, Andrew
    Aisopos, Kostantinos
    Bertacco, Valeria
    Peh, Li-Shiuan
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 912 - 917
  • [10] SCALING THE SPEEDUP OF MULTI-CORE CHIPS BASED ON AMDAHL'S LAW
    Bogdanov, A. V.
    Zaya, Kyaw
    DISTRIBUTED COMPUTING AND GRID-TECHNOLOGIES IN SCIENCE AND EDUCATION, 2012, : 71 - 75
12345