How to build Programmable Multi-Core Chips

被引:0
|
作者
Dennis, Jack
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The arrival of multi-core chips has heightened interest in the discipline of parallel programming, a topic that has received much attention for many years. Computer architects have much to team from sound principles for structuring software and expressing parallel computation. This talk will cover principles for the design of computer systems to support composable parallel software - the idea that any parallel program is usable, without change, as a component of larger parallel programs. By following these principles, a revolution in the ease of building robust and high-performance parallel software can be achieved. The principles suggest interesting directions for computer architecture; the tools to experiment with new architecture concepts are ready and waiting for the savvy and ambitious researcher.
引用
下载
收藏
页码:457 / 457
页数:1
相关论文
共 50 条
  • [1] How to build Programmable Multi-Core Chips
    Dennis, Jack
    ACM SIGPLAN NOTICES, 2009, 44 (04) : 283 - 283
  • [2] MIRRORING ATPG TECHNOLOGY FOR MULTI-CORE CHIPS
    Ouyang, Keqing
    Peng, Minqiang
    Zhou, Jitong
    Zhou, Guohua
    Wu, Youfa
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [3] Collective Memory Transfers for Multi-Core Chips
    Michelogiannakis, George
    Williams, Alexander
    Williams, Samuel
    Shalf, John
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 343 - 352
  • [4] An experimental study on how to build efficient multi-core clusters for high performance computing
    Pinto, Luiz Carlos
    Tomazella, Luiz H. B.
    Dantas, M. A. R.
    CSE 2008:11TH IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, PROCEEDINGS, 2008, : 33 - 40
  • [5] Power Management of Multi-Core Chips: Challenges and Pitfalls
    Bose, Pradip
    Buyuktosunoglu, Alper
    Darringer, John A.
    Gupta, Meeta S.
    Healy, Michael B.
    Jacobson, Hans
    Nair, Indira
    Rivers, Jude A.
    Shin, Jeonghee
    Vega, Augusto
    Weger, Alan J.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 977 - 982
  • [6] Dynamic Management of TurboMode in Modern Multi-core Chips
    Lo, David
    Kozyrakis, Christos
    2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 603 - 613
  • [7] Realities of multi-core cpu chips and Memory Contention
    Barker, David P.
    PROCEEDINGS OF THE PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2009, : 446 - 453
  • [8] Programmable Gain Equalizer for Multi-Core Fiber Amplifiers
    Fontaine, Nicolas K.
    Guan, Binbin
    Ryf, Roland
    Chen, Haoshuo
    Koonen, A. M. J.
    Ben Yoo, S. J.
    Abedin, Kazi
    Fini, John
    Taunay, Thierry F.
    Neilson, David T.
    2014 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2014,
  • [9] DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in Multi-Core Chips
    DeOrio, Andrew
    Aisopos, Kostantinos
    Bertacco, Valeria
    Peh, Li-Shiuan
    PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 912 - 917
  • [10] SCALING THE SPEEDUP OF MULTI-CORE CHIPS BASED ON AMDAHL'S LAW
    Bogdanov, A. V.
    Zaya, Kyaw
    DISTRIBUTED COMPUTING AND GRID-TECHNOLOGIES IN SCIENCE AND EDUCATION, 2012, : 71 - 75