How to build Programmable Multi-Core Chips

被引:0
|
作者
Dennis, Jack
机构
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The arrival of multi-core chips has heightened interest in the discipline of parallel programming, a topic that has received much attention for many years. Computer architects have much to team from sound principles for structuring software and expressing parallel computation. This talk will cover principles for the design of computer systems to support composable parallel software - the idea that any parallel program is usable, without change, as a component of larger parallel programs. By following these principles, a revolution in the ease of building robust and high-performance parallel software can be achieved. The principles suggest interesting directions for computer architecture; the tools to experiment with new architecture concepts are ready and waiting for the savvy and ambitious researcher.
引用
收藏
页码:457 / 457
页数:1
相关论文
共 50 条
  • [31] Multi-core technology
    Sci. Comput., 2006, 7 (06):
  • [32] Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip
    Kritikos, WilliamV.
    Schmidt, Andrew G.
    Sass, Ron
    Anderson, Erik K.
    French, Matthew
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2012, 2012
  • [33] An exploration of the technology space for multi-core memory/logic chips for highly scalable parallel systems
    Kogge, PM
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2005, : 55 - 64
  • [34] Exploring performance and power properties of modern multi-core chips via simple machine models
    Hager, Georg
    Treibig, Jan
    Habich, Johannes
    Wellein, Gerhard
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (02): : 189 - 210
  • [35] On The Efficiency of Multi-core Grammatical Evolution (MCGE) Evolving Multi-Core Parallel Programs
    Chennupati, Gopinath
    Fitzgerald, Jeannie
    Ryan, Conor
    2014 SIXTH WORLD CONGRESS ON NATURE AND BIOLOGICALLY INSPIRED COMPUTING (NABIC), 2014, : 238 - 243
  • [36] Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips
    Vashist, Abhishek
    Keats, Andrew
    Dinakarrao, Sai Manoj Pudukotai
    Ganguly, Amlan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [37] Research on inter-core crosstalk characteristics of real multi-core fibers with multi-core excitation
    Xiang L.
    Pan H.
    Jin S.
    Shao W.
    Tongxin Xuebao/Journal on Communications, 2022, 43 (11): : 233 - 241
  • [38] NoC-Centric Partitioning and Reconfiguration Technologies for the Efficient Sharing of Multi-Core Programmable Accelerators
    Balboni, Marco
    Bertozzi, Davide
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 643 - 645
  • [39] Partial Conflict-Relieving Programmable Address Shuffler for Parallel Memories in Multi-Core Processor
    Kwon, Young-Su
    Koo, Bon-Tae
    Eum, Nak-Woong
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 329 - 334
  • [40] Multi-core composite column
    Chanou, Mohamed
    Naujoks, Bernd
    STAHLBAU, 2021, 90 (12) : 892 - +