Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip

被引:4
|
作者
Kritikos, WilliamV. [1 ]
Schmidt, Andrew G. [1 ]
Sass, Ron [1 ]
Anderson, Erik K. [2 ]
French, Matthew [2 ]
机构
[1] UNC Charlotte, ECE Dept, Reconfigurable Comp Syst Labo, 9201 Univ City Blvd, Charlotte, NC 28223 USA
[2] Univ South California, Inst Informat Sci, Arlington, VA 22203 USA
关键词
D O I
10.1155/2012/872610
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The reconfigurable data-stream hardware software architecture (Redsharc) is a programming model and network-on-a-chip solution designed to scale tomeet the performance needs ofmulti-core Systems on a programmable chip (MCSoPC). Redsharc uses an abstract API that allows programmers to develop systems of simultaneously executing kernels, in software and/or hardware, that communicate over a seamless interface. Redsharc incorporates two on-chip networks that directly implement the API to support high-performance systems with numerous hardware kernels. This paper documents the API, describes the common infrastructure, and quantifies the performance of a complete implementation. Furthermore, the overhead, in terms of resource utilization, is reported along with the ability to integrate hard and soft processor cores with purely hardware kernels being demonstrated.
引用
收藏
页数:11
相关论文
共 50 条
  • [1] New on-chip interconnection network for multi-core processor
    Qiao, Bao-Jun
    Shi, Feng
    Ji, Wei-Xing
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2007, 27 (06): : 511 - 516
  • [2] Secure On-Chip Communication Architecture for Reconfigurable Multi-Core Systems
    Saeed, Ahmed
    Ahmadinia, Ali
    Just, Mike
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (08)
  • [3] Process Synchronization in Multi-core Systems Using On-Chip Memories
    Joseph, Arun
    Dhanwada, Nagu R.
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 210 - 215
  • [4] On-chip bus architecture optimization for multi-core SoC systems
    Lien, Cheng-Min
    Chen, Ya-Shu
    Shih, Chi-Sheng
    SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, 2007, 4761 : 301 - +
  • [5] Storage Architecture for an On-chip Multi-core Processor
    Liu, Mengxiao
    Ji, Weixing
    Li, Jiaxin
    Pu, Xing
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 263 - 270
  • [6] Hybrid WK-recursive on-chip network for multi-core system
    Hu, Sensen
    Shi, Feng
    Chen, Xu
    ELECTRONICS LETTERS, 2017, 53 (13) : 839 - 840
  • [7] On-chip support for software verification and debug in multi-core embedded systems
    Fogarty, Padraig
    MacNamee, Ciaran
    Heffernan, Donal
    IET SOFTWARE, 2013, 7 (01) : 56 - 64
  • [8] Virtualized On-Chip Distributed Computing for Heterogeneous Reconfigurable Multi-Core Systems
    Werner, Stephan
    Oey, Oliver
    Goehringer, Diana
    Huebner, Michael
    Becker, Juergen
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 280 - 283
  • [9] Flexible Reconfigurable On-chip Networks for Multi-core SoCs
    Oveis-Gharan, Masoud
    Khan, Gul N.
    HEART 2018: PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON HIGHLY-EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, 2018,
  • [10] A Survey on Performance of On-Chip Cache for Multi-core Architectures
    Priya, B. Krishna
    Joshi, Amit D.
    Ramasubramanian, N.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATICS AND ANALYTICS (ICIA' 16), 2016,