Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip

被引:4
|
作者
Kritikos, WilliamV. [1 ]
Schmidt, Andrew G. [1 ]
Sass, Ron [1 ]
Anderson, Erik K. [2 ]
French, Matthew [2 ]
机构
[1] UNC Charlotte, ECE Dept, Reconfigurable Comp Syst Labo, 9201 Univ City Blvd, Charlotte, NC 28223 USA
[2] Univ South California, Inst Informat Sci, Arlington, VA 22203 USA
关键词
D O I
10.1155/2012/872610
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The reconfigurable data-stream hardware software architecture (Redsharc) is a programming model and network-on-a-chip solution designed to scale tomeet the performance needs ofmulti-core Systems on a programmable chip (MCSoPC). Redsharc uses an abstract API that allows programmers to develop systems of simultaneously executing kernels, in software and/or hardware, that communicate over a seamless interface. Redsharc incorporates two on-chip networks that directly implement the API to support high-performance systems with numerous hardware kernels. This paper documents the API, describes the common infrastructure, and quantifies the performance of a complete implementation. Furthermore, the overhead, in terms of resource utilization, is reported along with the ability to integrate hard and soft processor cores with purely hardware kernels being demonstrated.
引用
收藏
页数:11
相关论文
共 50 条
  • [31] Scheduling for combining traffic of on-chip trace data in embedded multi-core processor
    Hu, Xiao
    Ma, Pengyong
    Chen, Shuming
    EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2007, 4523 : 67 - +
  • [32] The Fresh Breeze Project: A multi-core chip supporting composable parallel programming
    Dennis, Jack B.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 2495 - 2499
  • [33] Formal Verification of Distributed Task Migration for Thermal Management in On-Chip Multi-core Systems Using nuXmv
    Bukhari, Syed Ali Asadullah
    Lodhi, Faiq Khalid
    Hasan, Osman
    Shafique, Muhammad
    Henkel, Joerg
    FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS, FTSCS 2014, 2015, 476 : 32 - 46
  • [34] Multi-core Image Processing System using Network on Chip Interconnect
    Joshi, Jonathan
    Karandikar, Kedar
    Bade, Sharad
    Bodke, Mandar
    Adyanthaya, Rohan
    Ahirwal, Balkrishan
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1011 - +
  • [35] On the Cooperative Relaying Strategies for Multi-Core Wireless Network-on-Chip
    Vien, Quoc-Tuan
    Agyeman, Michael Opoku
    Tatipamula, Mallik
    Nguyen, Huan X.
    IEEE ACCESS, 2021, 9 : 9572 - 9583
  • [36] Reusing an on-chip network for the test of core-based systems
    Cota, É
    Carro, L
    Lubaszewski, M
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (04) : 471 - 499
  • [37] A Heterogeneous Multi-core Network-on-Chip Mapping Optimization Algorithm
    Fang, Juan
    Zhao, Haoyan
    Zhang, Jiayue
    Shi, Jiamei
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2021, PT I, 2022, 13155 : 370 - 384
  • [38] A FAST MULTI-CORE VIRTUAL PLATFORM FOR PERFORMANCE EVALUATION OF NETWORK ON CHIP
    Ma, Xichao
    Zhou, Haijie
    Wang, Zongyan
    Yu, Zhiyi
    Zeng, Xiaoyang
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [39] Network model of on-chip antennas
    Mukhtar, E.
    Yordanov, H.
    Russer, P.
    ADVANCES IN RADIO SCIENCE, 2011, 9 : 237 - 239
  • [40] Merge: A programming model for heterogeneous multi-core systems
    Linderman, Michael D.
    Collins, Jamison D.
    Wang, Hong
    Meng, Teresa H.
    ACM SIGPLAN NOTICES, 2008, 43 (03) : 287 - 296