共 50 条
- [41] Merge: A programming model for heterogeneous multi-core systems ACM SIGPLAN Notices, 2008, 43 (03): : 287 - 296
- [42] Adaptive and Speculative Memory Consistency Support for Multi-core Architectures with On-Chip Local Memories LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2010, 5898 : 218 - +
- [43] Reconfigurable Network-on-Chip Design for Heterogeneous Multi-core System Architecture 2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 523 - 526
- [44] A 2 GHz network-on-chip communication unit for multi-core microprocessors Zhou, H.-W. (hongw.zhou@gmail.com), 1600, Hunan University (40):
- [45] Hybrid Mesh-Ring Wireless Network on Chip for Multi-Core System 2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 167 - 170
- [47] A Power-Efficient Network-on-Chip for Multi-core Stream Processors 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [48] On-chip network based embedded core testing IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 223 - 226
- [49] Architecture, On-Chip Network and Programming Interface Concept for Multiprocessor System-on-Chip 2016 INTERNATIONAL CONFERENCE ON SMART GREEN TECHNOLOGY IN ELECTRICAL AND INFORMATION SYSTEMS (ICSGTEIS), 2016, : 155 - 160