Redsharc: A Programming Model and On-Chip Network for Multi-Core Systems on a Programmable Chip

被引:4
|
作者
Kritikos, WilliamV. [1 ]
Schmidt, Andrew G. [1 ]
Sass, Ron [1 ]
Anderson, Erik K. [2 ]
French, Matthew [2 ]
机构
[1] UNC Charlotte, ECE Dept, Reconfigurable Comp Syst Labo, 9201 Univ City Blvd, Charlotte, NC 28223 USA
[2] Univ South California, Inst Informat Sci, Arlington, VA 22203 USA
关键词
D O I
10.1155/2012/872610
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The reconfigurable data-stream hardware software architecture (Redsharc) is a programming model and network-on-a-chip solution designed to scale tomeet the performance needs ofmulti-core Systems on a programmable chip (MCSoPC). Redsharc uses an abstract API that allows programmers to develop systems of simultaneously executing kernels, in software and/or hardware, that communicate over a seamless interface. Redsharc incorporates two on-chip networks that directly implement the API to support high-performance systems with numerous hardware kernels. This paper documents the API, describes the common infrastructure, and quantifies the performance of a complete implementation. Furthermore, the overhead, in terms of resource utilization, is reported along with the ability to integrate hard and soft processor cores with purely hardware kernels being demonstrated.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] Merge: A programming model for heterogeneous multi-core systems
    Linderman, Michael D.
    Collins, Jamison D.
    Wang, Hong
    Meng, Teresa H.
    ACM SIGPLAN Notices, 2008, 43 (03): : 287 - 296
  • [42] Adaptive and Speculative Memory Consistency Support for Multi-core Architectures with On-Chip Local Memories
    Vujic, Nikola
    Alvarez, Lluc
    Gonzalez Tallada, Marc
    Martorell, Xavier
    Ayguade, Eduard
    LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING, 2010, 5898 : 218 - +
  • [43] Reconfigurable Network-on-Chip Design for Heterogeneous Multi-core System Architecture
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    Lu, Juin-Ming
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 523 - 526
  • [44] A 2 GHz network-on-chip communication unit for multi-core microprocessors
    Zhou, H.-W. (hongw.zhou@gmail.com), 1600, Hunan University (40):
  • [45] Hybrid Mesh-Ring Wireless Network on Chip for Multi-Core System
    Abd El Ghany, Mohamed A.
    Wanas, Mohamed A.
    Zaki, Mohamed
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 167 - 170
  • [46] A parallelized implementation of turbo decoding based on network on chip multi-core processor
    Zhang, Chaolong
    Hu, Zhekun
    Chen, Jie
    Journal of Engineering Science and Technology Review, 2014, 7 (01) : 52 - 59
  • [47] A Power-Efficient Network-on-Chip for Multi-core Stream Processors
    Jiang, Guoyue
    Wang, Fang
    Li, Zhaolin
    Wei, Shaojun
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [48] On-chip network based embedded core testing
    Kim, JS
    Hwang, MS
    Roh, S
    Lee, JY
    Lee, K
    Lee, SJ
    Yoo, HJ
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 223 - 226
  • [49] Architecture, On-Chip Network and Programming Interface Concept for Multiprocessor System-on-Chip
    Samman, Faisal Arya
    Dollak, Bjoern
    Antoni, Jonatan
    Hollstein, Thomas
    2016 INTERNATIONAL CONFERENCE ON SMART GREEN TECHNOLOGY IN ELECTRICAL AND INFORMATION SYSTEMS (ICSGTEIS), 2016, : 155 - 160
  • [50] Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip
    Silva, Joao
    Sklyarov, Valery
    Skliarova, Iouliia
    IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (01) : 31 - 34