共 50 条
- [23] Traffic-Aware and Memory-Aware Task Scheduling on Multi-Core Chips PROCEEDINGS OF 2018 IEEE 9TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2018, : 7 - 10
- [25] Security Services for Mixed-Criticality Systems Based on Networked Multi-core Chips COMPUTER SAFETY, RELIABILITY, AND SECURITY, SAFECOMP 2016, 2016, 9923 : 210 - 221
- [26] Redundancy in multi-core memory-rich application-specific PIM chips INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH PERFORMANCE PROCESSORS AND SYSTEMS, 2006, : 13 - +