MIRRORING ATPG TECHNOLOGY FOR MULTI-CORE CHIPS

被引：0
|
作者：
Ouyang, Keqing [1 ,2 ]
Peng, Minqiang [1 ,2 ]
Zhou, Jitong [1 ,2 ]
Zhou, Guohua [1 ,2 ]
Wu, Youfa [1 ,2 ]
机构：
[1] State Key Lab Mobile Network & Mobile Multimedia, Shenzhen 518000, Peoples R China
[2] Sanechips Technol Co Ltd, Shenzhen 518000, Peoples R China
来源：
CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC | 2024年
关键词：
DESIGNS; CAPTURE;
D O I：
10.1109/CSTIC61820.2024.10532089
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
Multi-core multiplexing scenarios are common in today's ultra-large-scale network system chips and large computing power chips such as CPUs and GPUs. To screen out chips with manufacturing defects and to improve product quality, the traditional automatic test pattern generation(ATPG) method requires large numbers of input and output(I/O) pins. In this paper, a novel idea called Mirroring ATPG is proposed to reduce the I/O resources and improve the efficiency of ATPG test.
引用
下载
收藏
页数：3
相关论文
共 50 条
  • [21] Multi-Core Fiber Switch technology for SDM Network
    Kuno, Yuki
    Kawasugi, Masahiro
    Hotta, Yuji
    Otowa, Ryohei
    Kaneko, Daigo
    Sakurai, Yasuki
    NEXT-GENERATION OPTICAL COMMUNICATION:COMPONENTS, SUB-SYSTEMS, AND SYSTEMS XIII, 2024, 12894
  • [22] Optimization of fin layout in liquid-cooled microchannels for multi-core chips
    Zhang, Jian
    Guo, Wenyong
    Xie, Zhihui
    Guan, Xiaonan
    Qu, Xuejian
    Ge, Yanlin
    CASE STUDIES IN THERMAL ENGINEERING, 2023, 41
  • [23] Architectures for Mixed-Criticality Systems based on Networked Multi-Core Chips
    Obermaisser, R.
    Weber, D.
    2014 IEEE EMERGING TECHNOLOGY AND FACTORY AUTOMATION (ETFA), 2014,
  • [24] Optimization of fin layout in liquid-cooled microchannels for multi-core chips
    Zhang, Jian
    Guo, Wenyong
    Xie, Zhihui
    Guan, Xiaonan
    Qu, Xuejian
    Ge, Yanlin
    CASE STUDIES IN THERMAL ENGINEERING, 2023, 41
  • [25] Robust Prediction of Critical Temperatures In Multi-Core Chips With Limited Sensory Data
    Ankireddi, Sai
    2011 27TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2011, : 216 - 221
  • [26] Simulation Model and Environment for Mixed-Criticality Networked Multi-Core Chips
    Abuteir, Mohammed
    Owda, Zaher
    Ahmadian, Hamidreza
    Obermaisser, Roman
    2018 IEEE 13TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2018, : 199 - 206
  • [27] Traffic-Aware and Memory-Aware Task Scheduling on Multi-Core Chips
    Meng, Hongyu
    Guo, Yang
    Liu, Zijun
    Wang, Donglin
    PROCEEDINGS OF 2018 IEEE 9TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS), 2018, : 7 - 10
  • [28] Chemical Compounds with Path Frequency Using Multi-Core Technology
    Yu, Kun-Ming
    Chang, Yi-Yan
    Zhou, Jiayi
    Huang, Chun-Yuan
    Chang, Whei-meih
    Lin, Chun-Yuan
    Tang, Chuan Yi
    SCALABLE INFORMATION SYSTEMS, 2009, 18 : 258 - +
  • [29] PARALLEL FPGA TECHNOLOGY MAPPING USING MULTI-CORE ARCHITECTURES
    Kennings, Andrew
    Ravishankar, Chirag
    2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 274 - 279
  • [30] Multi-core Fiber Technology for SDM: Coupling Mechanisms and Design
    Saitoh, Kunimasa
    2021 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXPOSITION (OFC), 2021,
12345