Harnessing Heterogeneity for Targeted Attacks on 3-D ICs

被引:0
|
作者
Aversa, Alec [1 ]
Savidis, Ioannis [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA
关键词
3-D ICs; hardware security; heterogeneity; thermal harvesting; CHIP;
D O I
10.1145/3649476.3660385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As 3-D integrated circuits (ICs) increasingly pervade the microelectronics industry, the integration of heterogeneous components presents a unique challenge from a security perspective. To this end, an attack on a victim die of a multi-tiered heterogeneous 3-D IC is proposed and evaluated. By utilizing on-chip inductive circuits and transistors with low voltage threshold (LVT), a die based on CMOS technology is proposed that includes a sensor to monitor the electromagnetic (EM) emissions from the normal function of a victim die, without requiring physical probing. The adversarial circuit is self-powered through the use of thermocouples that supply the generated current to circuits that sense EM emissions. Therefore, the integration of disparate technologies in a single 3-D circuit allows for a stealthy, wireless, and non-invasive side-channel attack. A thin-film thermo-electric generator (TEG) is developed that produces a 115 mV voltage source, which is amplified 5x through a voltage booster to provide power to the adversarial circuit. An on-chip inductor is also developed as a component of a sensing array, which detects changes to the magnetic field induced by the computational activity of the victim die. In addition, the challenges associated with detecting and mitigating such attacks are discussed, highlighting the limitations of existing security mechanisms in addressing the multifaceted nature of vulnerabilities due to the heterogeneity of 3-D ICs.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [41] Thermal Effects of Silicon Thickness in 3-D ICs: Measurements and Simulations
    Souare, Papa Momar
    Fiori, Vincent
    Farcy, Alexis
    de Crecy, Francois
    Ben Jamaa, Haykel
    Borbely, Andras
    Coudrain, Perceval
    Colonna, Jean-Philippe
    Gallois-Garreignot, Sebastien
    Giraud, Bastien
    Cheramy, Severine
    Tavernier, Clement
    Michailos, Jean
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (08): : 1284 - 1292
  • [42] Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs
    Qu, Chenbing
    Ding, Ruixue
    Liu, Xiaoxian
    Zhu, Zhangming
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (02) : 461 - 467
  • [43] A Proposal of Vertical MOSFET and Electrothermal Analysis for Monolithic 3-D ICs
    Zhu, Jia-He
    Wang, Da-Wei
    Zhao, Wen-Sheng
    Dai, Jia-Yun
    Wang, Gaofeng
    ELECTRONICS, 2021, 10 (18)
  • [44] Novel Electrical and Fluidic Microbumps for Silicon Interposer and 3-D ICs
    Zheng, Li
    Zhang, Yue
    Huang, Gang
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (05): : 777 - 785
  • [45] Wafer Level Integration of 3-D Heat Sinks in Power ICs
    Para, Isabella
    Marasso, S. L.
    Perrone, D.
    Gentile, M. G.
    Sanfilippo, C.
    Richieri, Giovanni
    Merlin, Luigi
    Pugliese, D.
    Cocuzza, M.
    Ferrero, S.
    Scaltrito, L.
    Pirri, C. F.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) : 4226 - 4232
  • [46] Contactless Inter-Tier Communication for Heterogeneous 3-D ICs
    Papistas, Ioannis A.
    Pavlidis, Vasilis F.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2585 - 2588
  • [47] Probe-Pad Placement for Prebond Test of 3-D ICs
    Panth, Shreepad
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (04): : 637 - 644
  • [48] Power Distribution Network Modeling for 3-D ICs with TSV Arrays
    Shen, Chi-Kai
    Lu, Yi-Chang
    Chiou, Yih-Peng
    Cheng, Tai-Yu
    Wu, Tzong-Lin
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 17 - 22
  • [49] A Prediction Method of Heat Generation in the Silicon Substrate for 3-D ICs
    Hsu, Yi-An
    Cheng, Chi-Hsuan
    Wu, Tzong-Lin
    Lu, Yi-Chang
    2015 IEEE 24TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, 2015, : 89 - 91
  • [50] 3-D ICs: Progress updates, reliability concerns, and failure mechanisms
    Lenihan, Timothy
    Vardaman, E. Jan
    Caswell, Greg
    Hillman, Craig
    Electronic Device Failure Analysis, 2014, 16 (04): : 20 - 24