共 50 条
- [32] High-Performance TSV Architecture for 3-D ICs IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 467 - 468
- [35] Multiphysics Simulation of 3-D ICs With Integrated Microchannel Cooling IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1620 - 1629
- [36] Layer Ordering to Minimize TSVs in Heterogeneous 3-D ICs 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1926 - 1929
- [37] Using Global Honeypot Networks to Detect Targeted ICS Attacks 2020 12TH INTERNATIONAL CONFERENCE ON CYBER CONFLICT (CYCON): 20/20 VISION - THE NEXT DECADE, 2020, : 275 - 291
- [38] Machine Learning Integrated Pseudo-3-D Flow for Monolithic 3-D ICs IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 35 - 42
- [39] Voltage scaling for 3-D ICs: When, how, and how much? MICROELECTRONICS JOURNAL, 2017, 69 : 35 - 44