Harnessing Heterogeneity for Targeted Attacks on 3-D ICs

被引:0
|
作者
Aversa, Alec [1 ]
Savidis, Ioannis [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA
关键词
3-D ICs; hardware security; heterogeneity; thermal harvesting; CHIP;
D O I
10.1145/3649476.3660385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As 3-D integrated circuits (ICs) increasingly pervade the microelectronics industry, the integration of heterogeneous components presents a unique challenge from a security perspective. To this end, an attack on a victim die of a multi-tiered heterogeneous 3-D IC is proposed and evaluated. By utilizing on-chip inductive circuits and transistors with low voltage threshold (LVT), a die based on CMOS technology is proposed that includes a sensor to monitor the electromagnetic (EM) emissions from the normal function of a victim die, without requiring physical probing. The adversarial circuit is self-powered through the use of thermocouples that supply the generated current to circuits that sense EM emissions. Therefore, the integration of disparate technologies in a single 3-D circuit allows for a stealthy, wireless, and non-invasive side-channel attack. A thin-film thermo-electric generator (TEG) is developed that produces a 115 mV voltage source, which is amplified 5x through a voltage booster to provide power to the adversarial circuit. An on-chip inductor is also developed as a component of a sensing array, which detects changes to the magnetic field induced by the computational activity of the victim die. In addition, the challenges associated with detecting and mitigating such attacks are discussed, highlighting the limitations of existing security mechanisms in addressing the multifaceted nature of vulnerabilities due to the heterogeneity of 3-D ICs.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [31] A 3-D Circuit Model to evaluate CDM performance of ICs
    Sowariraj, MSB
    Smedes, T
    de Jong, PC
    Salm, C
    Mouthaan, T
    Kuper, FG
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1425 - 1429
  • [32] High-Performance TSV Architecture for 3-D ICs
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 467 - 468
  • [33] Guest Editors Introduction: Robust 3-D Stacked ICs
    Hopsch, Fabian
    Marinissen, Erik Jan
    IEEE DESIGN & TEST, 2016, 33 (03) : 6 - 7
  • [34] Contactless Heterogeneous 3-D ICs for Smart Sensing Systems
    Papistas, Ioannis A.
    Pavlidis, Vasilis F.
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 329 - 340
  • [35] Multiphysics Simulation of 3-D ICs With Integrated Microchannel Cooling
    Lu, Tianjian
    Zhang, Feini
    Jin, Jian-Ming
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (11): : 1620 - 1629
  • [36] Layer Ordering to Minimize TSVs in Heterogeneous 3-D ICs
    Vaisband, Boris
    Friedman, Eby G.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1926 - 1929
  • [37] Using Global Honeypot Networks to Detect Targeted ICS Attacks
    Dodson, Michael
    Vingaard, Mikael
    Beresford, Alastair R.
    2020 12TH INTERNATIONAL CONFERENCE ON CYBER CONFLICT (CYCON): 20/20 VISION - THE NEXT DECADE, 2020, : 275 - 291
  • [38] Machine Learning Integrated Pseudo-3-D Flow for Monolithic 3-D ICs
    Pentapati, Sai
    Ku, Bon Woong
    Lim, Sungkyu
    IEEE JOURNAL ON EXPLORATORY SOLID-STATE COMPUTATIONAL DEVICES AND CIRCUITS, 2021, 7 (01): : 35 - 42
  • [39] Voltage scaling for 3-D ICs: When, how, and how much?
    Kalargaris, Harry
    Pavlidis, Vasilis F.
    MICROELECTRONICS JOURNAL, 2017, 69 : 35 - 44
  • [40] TSV-Based 3-D ICs: Design Methods and Tools
    Lu, Tiantao
    Serafy, Caleb
    Yang, Zhiyuan
    Samal, Sandeep Kumar
    Lim, Sung Kyu
    Srivastava, Ankur
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (10) : 1593 - 1619