Harnessing Heterogeneity for Targeted Attacks on 3-D ICs

被引:0
|
作者
Aversa, Alec [1 ]
Savidis, Ioannis [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA
关键词
3-D ICs; hardware security; heterogeneity; thermal harvesting; CHIP;
D O I
10.1145/3649476.3660385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As 3-D integrated circuits (ICs) increasingly pervade the microelectronics industry, the integration of heterogeneous components presents a unique challenge from a security perspective. To this end, an attack on a victim die of a multi-tiered heterogeneous 3-D IC is proposed and evaluated. By utilizing on-chip inductive circuits and transistors with low voltage threshold (LVT), a die based on CMOS technology is proposed that includes a sensor to monitor the electromagnetic (EM) emissions from the normal function of a victim die, without requiring physical probing. The adversarial circuit is self-powered through the use of thermocouples that supply the generated current to circuits that sense EM emissions. Therefore, the integration of disparate technologies in a single 3-D circuit allows for a stealthy, wireless, and non-invasive side-channel attack. A thin-film thermo-electric generator (TEG) is developed that produces a 115 mV voltage source, which is amplified 5x through a voltage booster to provide power to the adversarial circuit. An on-chip inductor is also developed as a component of a sensing array, which detects changes to the magnetic field induced by the computational activity of the victim die. In addition, the challenges associated with detecting and mitigating such attacks are discussed, highlighting the limitations of existing security mechanisms in addressing the multifaceted nature of vulnerabilities due to the heterogeneity of 3-D ICs.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [21] Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs
    Healy, Michael
    Vittes, Mario
    Ekpanyapong, Mongkol
    Ballapuram, Chinnakrishnan S.
    Lim, Sung Kyu
    Lee, Hsien-Hsin S.
    Loh, Gabriel H.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (01) : 38 - 52
  • [22] Hier-3D: A Methodology for Physical Hierarchy Exploration of 3-D ICs
    Bethur, Nesara Eranna
    Agnesina, Anthony
    Brunion, Moritz
    Garcia-Ortiz, Alberto
    Catthoor, Francky
    Milojevic, Dragomir
    Komalan, Manu
    Cavalcante, Matheus
    Riedel, Samuel
    Benini, Luca
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (07) : 1957 - 1970
  • [23] Thermal-driven multilevel routing for 3-D ICs
    Cong, Jason
    Zhang, Yan
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 121 - 126
  • [24] Modeling and Analysis of Power Distribution Networks in 3-D ICs
    Hu, Xiang
    Du, Peng
    Buckwalter, James F.
    Cheng, Chung-Kuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 354 - 366
  • [25] Multi-Bit CNT TSV for 3-D ICs
    Vaisband, Boris
    Maurice, Ange
    Tan, Chong Wei
    Tay, Beng Kang
    Friedman, Eby G.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [26] A Robust Integrated Power Delivery Methodology for 3-D ICs
    Safari, Yousef
    Vaisband, Boris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (03) : 287 - 295
  • [27] Skew Variability in 3-D ICs with Multiple Clock Domains
    Xu, Hu
    Pavlidis, Vasilis F.
    De Micheli, Giovanni
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2221 - 2224
  • [28] Inter-Plane Communication Methods for 3-D ICs
    Rahimian, Somayyeh
    Pavlidis, Vasilis F.
    De Micheli, Giovanni
    JOURNAL OF LOW POWER ELECTRONICS, 2012, 8 (02) : 170 - 181
  • [29] On Legalization of Die Bonding Bumps and Pads for 3-D ICs
    Huang, Yen-Hsiang
    Pentapati, Sai
    Agnesina, Anthony
    Brunion, Moritz
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (09) : 2741 - 2754
  • [30] A Test Response Compression Method for Monolithic 3-D ICs Based on 3-D Haar Wavelet Transforms
    Hu, Jing
    Lin, Yuheng
    Hu, Ming
    Wang, Hongjian
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2021, 70