Harnessing Heterogeneity for Targeted Attacks on 3-D ICs

被引:0
|
作者
Aversa, Alec [1 ]
Savidis, Ioannis [1 ]
机构
[1] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA
关键词
3-D ICs; hardware security; heterogeneity; thermal harvesting; CHIP;
D O I
10.1145/3649476.3660385
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As 3-D integrated circuits (ICs) increasingly pervade the microelectronics industry, the integration of heterogeneous components presents a unique challenge from a security perspective. To this end, an attack on a victim die of a multi-tiered heterogeneous 3-D IC is proposed and evaluated. By utilizing on-chip inductive circuits and transistors with low voltage threshold (LVT), a die based on CMOS technology is proposed that includes a sensor to monitor the electromagnetic (EM) emissions from the normal function of a victim die, without requiring physical probing. The adversarial circuit is self-powered through the use of thermocouples that supply the generated current to circuits that sense EM emissions. Therefore, the integration of disparate technologies in a single 3-D circuit allows for a stealthy, wireless, and non-invasive side-channel attack. A thin-film thermo-electric generator (TEG) is developed that produces a 115 mV voltage source, which is amplified 5x through a voltage booster to provide power to the adversarial circuit. An on-chip inductor is also developed as a component of a sensing array, which detects changes to the magnetic field induced by the computational activity of the victim die. In addition, the challenges associated with detecting and mitigating such attacks are discussed, highlighting the limitations of existing security mechanisms in addressing the multifaceted nature of vulnerabilities due to the heterogeneity of 3-D ICs.
引用
收藏
页码:246 / 251
页数:6
相关论文
共 50 条
  • [1] Thermal Pathfinding for 3-D ICs
    Priyadarshi, Shivam
    Davis, W. Rhett
    Steer, Michael B.
    Franzon, Paul D.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (07): : 1159 - 1168
  • [2] Thermal via planning for 3-D ICs
    Cong, J
    Zhang, Y
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 745 - 752
  • [3] Power Distribution Paths in 3-D ICs
    Pavlidis, Vasilis F.
    De Micheli, Giovanni
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 263 - 268
  • [4] Comprehensive Physical Design Flow Incorporating 3-D Connections for Monolithic 3-D ICs
    Kim, Suwan
    Park, Heechun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (07) : 1944 - 1956
  • [5] 3-D Stacked Tier-Specific Microfluidic Cooling for Heterogeneous 3-D ICs
    Zhang, Yue
    Zheng, Li
    Bakir, Muhannad S.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (11): : 1811 - 1819
  • [6] Enhanced Wafer Matching Heuristics for 3-D ICs
    Pavlidis, Vasilis F.
    Xu, Hu
    De Micheli, Giovanni
    2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2012,
  • [7] 3-D ICs with TSVs:The hard work continues
    Jan Vardaman, E.
    Electronic Device Failure Analysis, 2013, 15 (03): : 46 - 47
  • [8] AC coupled interconnect for dense 3-D ICs
    Xu, J
    Mick, S
    Wilson, J
    Luo, L
    Chandrasekar, K
    Erickson, E
    Franzon, PD
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (05) : 2156 - 2160
  • [9] Advances in Design and Test of Monolithic 3-D ICs
    Chaudhuri, Arjun
    Banerjee, Sanmitra
    Park, Heechun
    Kim, Jinwoo
    Murali, Gauthaman
    Lee, Edward
    Kim, Daehyun
    Lim, Sung Kyu
    Mukhopadhyay, Saibal
    Chakrabarty, Krishnendu
    IEEE DESIGN & TEST, 2020, 37 (04) : 92 - 100
  • [10] SOC Test Architecture and Method for 3-D ICs
    Lo, Chih-Yen
    Hsing, Yu-Tsao
    Denq, Li-Ming
    Wu, Cheng-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1645 - 1649