MASON - A GLOBAL FLOOR-PLANNING APPROACH FOR VLSI DESIGN

被引:27
|
作者
LAPOTIN, DP [1 ]
DIRECTOR, SW [1 ]
机构
[1] CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213
关键词
D O I
10.1109/TCAD.1986.1270219
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:477 / 489
页数:13
相关论文
共 50 条
  • [1] An Evolutionary Algorithm Based Approach for VLSI Floor-planning
    Maji, K. B.
    Ghosh, Atreye
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    [J]. 2015 INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY (TICST), 2015, : 248 - 253
  • [2] Simple and efficient floor-planning
    Kurowski, M
    [J]. INFORMATION PROCESSING LETTERS, 2003, 86 (03) : 113 - 119
  • [3] DESIGN TOOL FEATURES AUTO INTERACTIVE FLOOR-PLANNING AND ROUTING
    DONLIN, M
    [J]. COMPUTER DESIGN, 1993, 32 (08): : 112 - 113
  • [4] PIONEER - A MACRO-BASED FLOOR-PLANNING DESIGN SYSTEM
    WOO, LS
    WONG, CK
    TANG, DT
    [J]. VLSI SYSTEMS DESIGN, 1986, 7 (08): : 32 - &
  • [5] Evolutionary computation engine for floor-planning
    Yoshikawa, M
    Terai, H
    [J]. 2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 267 - 271
  • [6] Optimization of Floor-planning using Genetic Algorithm
    Singha, T.
    Dutta, H. S.
    De, M.
    [J]. 2ND INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT-2012), 2012, 4 : 825 - 829
  • [7] Efficient thermal via planning approach and its application in 3-D floor-planning
    Li, Zhuoyuan
    Hong, Xianlong
    Zhou, Qiang
    Zeng, Shan
    Bian, Jinian
    Yu, Wenjian
    Yang, Hannah H.
    Pitchumani, Vijay
    Cheng, Chung-Kuan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (04) : 645 - 658
  • [8] Floor-planning via orderly spanning trees
    Liao, CC
    Lu, HI
    Yen, HC
    [J]. GRAPH DRAWING, 2002, 2265 : 367 - 377
  • [9] Compact floor-planning via orderly spanning trees
    Liao, CC
    Lu, HI
    Yen, HC
    [J]. JOURNAL OF ALGORITHMS-COGNITION INFORMATICS AND LOGIC, 2003, 48 (02): : 441 - 451
  • [10] Reallocation and rescheduling after floor-planning for timing optimization
    Wang, YF
    Bian, J
    Wu, Q
    Hu, H
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 212 - 215