Floor-planning via orderly spanning trees

被引:0
|
作者
Liao, CC [1 ]
Lu, HI
Yen, HC
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan
来源
GRAPH DRAWING | 2002年 / 2265卷
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Floor-planning is a fundamental step in VLSI chip design. Based upon the concept of orderly spanning trees, we present a simple O(n)-time algorithm to construct a floor-plan for any n-node plane triangulation. In comparison with previous floor-planning algorithms in the literature, our solution is not only simpler in the algorithm itself, but also produces floor-plans which require fewer module types. An equally important aspect of our new algorithm lies in its ability to fit the floor-plan area in a rectangle of size (n - 1) x [2n+1/3].
引用
收藏
页码:367 / 377
页数:11
相关论文
共 50 条
  • [1] Compact floor-planning via orderly spanning trees
    Liao, CC
    Lu, HI
    Yen, HC
    [J]. JOURNAL OF ALGORITHMS-COGNITION INFORMATICS AND LOGIC, 2003, 48 (02): : 441 - 451
  • [2] Orderly spanning trees with applications
    Chiang, YT
    Lin, CC
    Lu, HI
    [J]. SIAM JOURNAL ON COMPUTING, 2005, 34 (04) : 924 - 945
  • [3] Simple and efficient floor-planning
    Kurowski, M
    [J]. INFORMATION PROCESSING LETTERS, 2003, 86 (03) : 113 - 119
  • [4] Improved floor-planning of graphs via adjacency-preserving transformations
    Zhang, Huaming
    Sadasivam, Sadish
    [J]. JOURNAL OF COMBINATORIAL OPTIMIZATION, 2011, 22 (04) : 726 - 746
  • [5] Evolutionary computation engine for floor-planning
    Yoshikawa, M
    Terai, H
    [J]. 2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 267 - 271
  • [6] Improved floor-planning of graphs via adjacency-preserving transformations
    Huaming Zhang
    Sadish Sadasivam
    [J]. Journal of Combinatorial Optimization, 2011, 22 : 726 - 746
  • [7] Efficient thermal via planning approach and its application in 3-D floor-planning
    Li, Zhuoyuan
    Hong, Xianlong
    Zhou, Qiang
    Zeng, Shan
    Bian, Jinian
    Yu, Wenjian
    Yang, Hannah H.
    Pitchumani, Vijay
    Cheng, Chung-Kuan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (04) : 645 - 658
  • [8] Optimization of Floor-planning using Genetic Algorithm
    Singha, T.
    Dutta, H. S.
    De, M.
    [J]. 2ND INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION, CONTROL AND INFORMATION TECHNOLOGY (C3IT-2012), 2012, 4 : 825 - 829
  • [9] IMPROVED COMPACT ROUTING TABLES FOR PLANAR NETWORKS VIA ORDERLY SPANNING TREES
    Lu, Hsueh-I
    [J]. SIAM JOURNAL ON DISCRETE MATHEMATICS, 2010, 23 (04) : 2079 - 2092
  • [10] An Evolutionary Algorithm Based Approach for VLSI Floor-planning
    Maji, K. B.
    Ghosh, Atreye
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    [J]. 2015 INTERNATIONAL CONFERENCE ON SCIENCE AND TECHNOLOGY (TICST), 2015, : 248 - 253