OPTIMAL SCHEDULING OF SIGNATURE ANALYSIS FOR VLSI TESTING

被引:5
|
作者
LEE, YH [1 ]
KRISHNA, CM [1 ]
机构
[1] UNIV MASSACHUSETTS,DEPT ELECT & COMP ENGN,AMHERST,MA 01003
关键词
SELF-TESTING; SIGNATURE ANALYSIS; TEST OPTIMIZATION; VLSI TESTING;
D O I
10.1109/12.76412
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Signature analysis has become a popular way of testing VLSI circuits. We present a simple algorithm to optimally schedule the signature analyses. The objective is to minimize the mean testing time per VLSI circuit.
引用
收藏
页码:336 / 341
页数:6
相关论文
共 50 条
  • [1] A QUASI-OPTIMAL SCHEDULING OF INTERMEDIATE SIGNATURES FOR MULTIPLE SIGNATURE ANALYSIS COMPACTION TESTING SCHEMES
    LAMBIDONIS, D
    AGARWAL, VK
    IVANOV, A
    XAVIER, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (01): : 75 - 84
  • [2] OPTIMAL DESIGN AND SEQUENTIAL ANALYSIS OF VLSI TESTING STRATEGY.
    Yu, Philip S.
    Krishna, C.M.
    Lee, Yann-Hang
    IEEE Transactions on Computers, 1988, 6 (02) : 339 - 347
  • [3] Optimal testing of VLSI analog circuits
    Chao, CY
    Lin, HJ
    Milor, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 58 - 77
  • [4] OPTIMAL-DESIGN AND SEQUENTIAL-ANALYSIS OF VLSI TESTING STRATEGY
    YU, PS
    KRISHNA, CM
    LEE, YH
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (03) : 339 - 347
  • [5] Failure analysis of VLSI by IDDQ testing
    Haehn, S
    Kalkur, TS
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 273 - 283
  • [6] Analysis and evaluation of multisite testing for VLSI
    Hashempour, H
    Meyer, FJ
    Lombardi, F
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (05) : 1770 - 1778
  • [7] Failure Analysis of VLSI by IDDQ Testing
    Steven Haehn
    T.S. Kalkur
    Journal of Electronic Testing, 1997, 11 : 273 - 283
  • [8] Failure analysis of VLSI by IDDQ testing
    Symbios Logic, Colorado Springs, United States
    J Electron Test Theory Appl JETTA, 3 (273-283):
  • [9] SIGNATURE ANALYSIS FOR BOARD TESTING
    HUMPHREY, JR
    FIROOZ, K
    RADIO AND ELECTRONIC ENGINEER, 1981, 51 (01): : 37 - 50
  • [10] BOARD TESTING WITH SIGNATURE ANALYSIS
    FIROOZ, K
    HEWLETT-PACKARD JOURNAL, 1979, 30 (03): : 31 - 31