OPTIMAL DESIGN AND SEQUENTIAL ANALYSIS OF VLSI TESTING STRATEGY.

被引:0
|
作者
Yu, Philip S. [1 ]
Krishna, C.M. [1 ]
Lee, Yann-Hang [1 ]
机构
[1] IBM, Yorktown Heights, NY, USA, IBM, Yorktown Heights, NY, USA
关键词
INTEGRATED CIRCUITS; VLSI; -; Testing;
D O I
暂无
中图分类号
学科分类号
摘要
A method for determining the optimal testing period and measuring the production yield is discussed. With the increased complexity of VLSI circuits, testing has become more costly and time-consuming. The design of a testing strategy, which is specified by the testing period based on the coverage function of the testing algorithm, involves trading off the cost of testing and the penalty of passing a bad chip as good. The optimal testing period is first derived, assuming the production yield is known. Since the yield may not be known a priori, an optimal sequential testing strategy which estimates the yield based on ongoing testing results, which in turn determines the optimal testing period, is developed next. Finally, the optimal sequential testing strategy for batches in which N chips are tested simultaneously is presented. The results are of use whether the yield stays constant or varies from one manufacturing run to another.
引用
收藏
页码:339 / 347
相关论文
共 50 条
  • [1] OPTIMAL-DESIGN AND SEQUENTIAL-ANALYSIS OF VLSI TESTING STRATEGY
    YU, PS
    KRISHNA, CM
    LEE, YH
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (03) : 339 - 347
  • [2] MASCOT 3: A TESTING STRATEGY.
    Riddiough, A.R.
    1600, (01):
  • [3] OPTIMAL SCHEDULING OF SIGNATURE ANALYSIS FOR VLSI TESTING
    LEE, YH
    KRISHNA, CM
    IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (03) : 336 - 341
  • [4] Design of optimal sequential hybrid testing plans
    Cheng, Yao
    Elsayed, Elsayed A.
    IISE TRANSACTIONS, 2021, 53 (07) : 830 - 841
  • [5] PATH PREFIX SOFTWARE TESTING STRATEGY.
    Prather, Ronald E.
    Myers Jr., J.Paul
    IEEE Transactions on Software Engineering, 1987, SE-13 (07) : 761 - 766
  • [6] DESIGN AGENT PROCESS STRATEGY.
    Delaney, William J.
    IEEE Aerospace and Electronic Systems Magazine, 1987, 2 (11) : 20 - 24
  • [7] A Bayesian Optimal Design for Sequential Accelerated Degradation Testing
    Li, Xiaoyang
    Hu, Yuqing
    Sun, Fuqiang
    Kang, Rui
    ENTROPY, 2017, 19 (07)
  • [8] Financial analysis and corporate strategy.
    Chemla, G
    REVIEW OF FINANCIAL STUDIES, 2000, 13 (01): : 249 - 253
  • [9] SIGNATURE ANALYSIS AND TEST STRATEGY.
    Skilling, James K.
    Electronic Packaging and Production, 1981, 21 (01): : 151 - 152
  • [10] Optimal testing of VLSI analog circuits
    Chao, CY
    Lin, HJ
    Milor, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (01) : 58 - 77