OPTIMAL SCHEDULING OF SIGNATURE ANALYSIS FOR VLSI TESTING

被引：5

作者：

LEE, YH ^{[1
]}

KRISHNA, CM ^{[1
]}

机构：

[1] UNIV MASSACHUSETTS,DEPT ELECT & COMP ENGN,AMHERST,MA 01003

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1991年 / 40卷 / 03期

关键词：

SELF-TESTING; SIGNATURE ANALYSIS; TEST OPTIMIZATION; VLSI TESTING;

D O I：

10.1109/12.76412

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Signature analysis has become a popular way of testing VLSI circuits. We present a simple algorithm to optimally schedule the signature analyses. The objective is to minimize the mean testing time per VLSI circuit.

引用

页码：336 / 341

页数：6

共 50 条

[31] OPTIMAL INTERCONNECTION CIRCUITS FOR VLSI
BAKOGLU, HB
MEINDL, JD
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (05) : 903 - 909
[32] OPTIMAL INTERCONNECT CIRCUITS FOR VLSI
BAKOGLU, HB
MEINDL, JD
ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 164 - 165
[33] OPTIMAL VLSI CIRCUITS FOR SORTING
COLE, R
SIEGEL, A
JOURNAL OF THE ACM, 1988, 35 (04) : 777 - 809
[34] AN ANALYTICAL MODEL FOR THE ALIASING PROBABILITY IN SIGNATURE ANALYSIS TESTING
DAMIANI, M
OLIVO, P
FAVALLI, M
RICCO, B
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) : 1133 - 1144
[35] PROGRAMMABLE DELAY LINES IN SIGNATURE ANALYSIS TESTING.
Eggebrecht, L.C.
1600, (25):
[36] Complete testing of programmable boolean matrices and signature analysis
Stolov, Ye.L.
Avtomatika i Telemekhanika, 1993, (03): : 160 - 164
[37] VLSI TESTING AND MODELING 1
PAINKE, H
MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 773 - 774
[38] Iddq testing for CMOS VLSI
Rajsuman, R
PROCEEDINGS OF THE IEEE, 2000, 88 (04) : 544 - 566
[39] TRENDS IN VLSI TESTING.
Chalkley, Michael J.
Digest of Papers - Semiconductor Test Symposium, 1979, : 3 - 6
[40] TESTING OF A SPECIAL VLSI DESIGN
ELZIQ, YM
JOURNAL OF DIGITAL SYSTEMS, 1980, 4 (01): : 3 - 20

← 1 2 3 4 5 →