共 50 条
- [22] Optimal scheduling algorithm for testing interconnect using boundary scan Journal of Electronic Testing: Theory and Applications (JETTA), 1991, 2 (01): : 117 - 130
- [23] Testing in VLSI: A Survey FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
- [26] ELECTRON-BEAM TESTING FOR THE FAILURE ANALYSIS OF VLSI DEVICES INSTITUTE OF PHYSICS CONFERENCE SERIES, 1989, (100): : 703 - 707
- [27] ELECTRON-BEAM TESTING FOR THE FAILURE ANALYSIS OF VLSI DEVICES MICROSCOPY OF SEMICONDUCTING MATERIALS 1989, 1989, 100 : 703 - 707
- [28] IMPROVED SIGNATURE TEST FOR VLSI CIRCUITS. IBM technical disclosure bulletin, 1983, 26 (3 A): : 965 - 967
- [29] Optimal Satellite Scheduling with Critical Node Analysis 2017 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE (WCNC), 2017,