Failure analysis of VLSI by IDDQ testing

被引：0
|
作者：
Symbios Logic, Colorado Springs, United States [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 3卷 / 273-283期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Failure analysis of VLSI by IDDQ testing
    Haehn, S
    Kalkur, TS
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 273 - 283
  • [2] Failure Analysis of VLSI by IDDQ Testing
    Steven Haehn
    T.S. Kalkur
    Journal of Electronic Testing, 1997, 11 : 273 - 283
  • [3] Iddq testing for CMOS VLSI
    Rajsuman, R
    PROCEEDINGS OF THE IEEE, 2000, 88 (04) : 544 - 566
  • [4] Analysis of application of the IDDQ technique to the deep sub-micron VLSI testing
    Lu, CW
    Lee, CL
    Su, CC
    Chen, JE
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 89 - 97
  • [5] Analysis of Application of the IDDQ Technique to the Deep Sub-Micron VLSI Testing
    Chih-Wen Lu
    Chung Len Lee
    Chauchin Su
    Jwu-E Chen
    Journal of Electronic Testing, 2002, 18 : 89 - 97
  • [6] High speed IDDQ current sensors for VLSI system testing
    RamirezAngulo, J
    GonzalezAltamirano, G
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 389 - 392
  • [7] Is IDDQ testing not applicable for deep submicron VLSI in year 2011?
    Lu, CW
    Lee, CL
    Su, CC
    Chen, JE
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 338 - 341
  • [8] Analysis of IDDQ occurrence in testing
    Keshk, A
    Miura, Y
    Kinoshita, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2001, E84D (04) : 534 - 536
  • [9] Prolog to -: Iddq testing for CMOS VLSI -: An introduction to the paper by Rajs']jsuman
    Esch, J
    PROCEEDINGS OF THE IEEE, 2000, 88 (04) : 542 - 543
  • [10] On the comparison of ΔIDDQ and IDDQ testing
    Thibeault, C
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 143 - 150
12345