ALTERNATIVE APPROACH TO ASIC DESIGN METHODOLOGY BASED ON RECONFIGURABLE LOGIC DEVICES

被引:1
|
作者
DUNLOP, J
GIRMA, D
LYSAGHT, P
机构
来源
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1992年 / 139卷 / 02期
关键词
ASIC DESIGN METHODOLOGY; RECONFIGURABLE LOGIC DEVICES;
D O I
10.1049/ip-g-2.1992.0036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is a well established need for including ASIC design methodologies and considerations in undergraduate and postexperience courses in electronic engineering. This paper describes a semicustom design environment at the University of Strathclyde, based on FPGA technology and some experiences gained over the past 5 years. The unique feature of FPGA devices is that their configuration is determined by the contents of an on-chip static memory. This means that devices may be reconfigured an unlimited number of times which makes their use very economical and particularly attractive for educational purposes. Further, reconfigurable devices allow design exercises to be taken from the concept stage to `working silicon' in timescales which are much shorter than other ASIC alternatives.
引用
收藏
页码:217 / 221
页数:5
相关论文
共 50 条
  • [31] Novel CNTFET-based reconfigurable logic gate design
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, F.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 276 - +
  • [32] Logic Block and Design Methodology for Via-Configurable Structured ASIC Using Dual Supply Voltages
    Lin, Ta-Kai
    Lin, Kuen-Wey
    Chiu, Chang-Hao
    Lin, Rung-Bin
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 111 - 116
  • [33] Skyrmion based 3D low complex runtime reconfigurable architecture design methodology of universal logic gate
    Sivasubramani, Santhosh
    Paikaray, Bibekananda
    Kuchibhotla, Mahathi
    Haldar, Arabinda
    Murapaka, Chandrasekhar
    Acharyya, Amit
    NANOTECHNOLOGY, 2023, 34 (13)
  • [34] Unit testing based approach for reconfigurable logic controllers verification
    Doligalski, Michal
    Tkacz, Jacek
    Bukowiec, Arkadiusz
    Gratkowski, Tomasz
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [35] Promising complex ASIC design verification methodology
    Assaf, Mansour H.
    Das, Sunil R.
    Hermas, Wael
    Jone, Wen-B.
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 857 - +
  • [36] Design Methodology for a DVB Satellite Receiver ASIC
    Martin Vaupel
    Uwe Lambrette
    Herbert Dawid
    Olaf Joeressen
    Stefan Bitterlich
    Heinrich Meyr
    Focko Frieling
    Karsten Müller
    Götz Kluge
    Design Automation for Embedded Systems, 1998, 3 : 255 - 290
  • [37] Design methodology for a DVB satellite receiver ASIC
    Vaupel, M
    Lambrette, U
    Dawid, H
    Joeressen, O
    Bitterlich, S
    Meyr, H
    Frieling, F
    Müller, K
    Kluge, G
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1998, 3 (04) : 255 - 290
  • [38] ASIC and MEMS Co-Design Methodology
    Andryakov, Y.
    Anikina, A.
    Belyaev, Y.
    Belogurov, A.
    Kostygov, D.
    Puzankov, D.
    PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 120 - 123
  • [39] AN ASIC METHODOLOGY FOR THE DESIGN OF DSP STANDARD PRODUCTS
    ANG, PH
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : E1 - E6
  • [40] Core-based design methodology for reconfigurable computing applications
    James-Roxby, P
    Cerro-Prada, E
    Charlwood, S
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (03): : 142 - 146