ALTERNATIVE APPROACH TO ASIC DESIGN METHODOLOGY BASED ON RECONFIGURABLE LOGIC DEVICES

被引:1
|
作者
DUNLOP, J
GIRMA, D
LYSAGHT, P
机构
来源
关键词
ASIC DESIGN METHODOLOGY; RECONFIGURABLE LOGIC DEVICES;
D O I
10.1049/ip-g-2.1992.0036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is a well established need for including ASIC design methodologies and considerations in undergraduate and postexperience courses in electronic engineering. This paper describes a semicustom design environment at the University of Strathclyde, based on FPGA technology and some experiences gained over the past 5 years. The unique feature of FPGA devices is that their configuration is determined by the contents of an on-chip static memory. This means that devices may be reconfigured an unlimited number of times which makes their use very economical and particularly attractive for educational purposes. Further, reconfigurable devices allow design exercises to be taken from the concept stage to `working silicon' in timescales which are much shorter than other ASIC alternatives.
引用
收藏
页码:217 / 221
页数:5
相关论文
共 50 条
  • [21] A novel scheduling methodology for ASIC design
    Lin, Chi-Ho
    Kim, Jin-Chun
    6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 131 - +
  • [22] A novel technique to design energy-efficient contexts for reconfigurable logic devices
    Shinohara, Hiroshi
    Monji, Hideaki
    Iida, Masahiro
    Sueyoshi, Toshinori
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2007, E90D (12) : 1986 - 1989
  • [23] Design methodology of FPGA based reconfigurable video encoder
    Yu, L. (yul@zju.edu.cn), 2012, Zhejiang University (46):
  • [24] Testable ASIC design for a fuzzy logic based QRS complex detector
    Azad, KAK
    Darus, ZM
    Ali, MAM
    ICSE'98: 1998 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 1998, : 175 - 178
  • [25] Reconfigurable logic design case
    Ma, F
    Knight, J
    Plett, C
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS IV, 2002, 4867 : 113 - 124
  • [26] An App-Based Approach for Reconfigurable Field Devices
    Gilani, Syed Shiraz
    Tack, Tim
    Flatt, Holger
    Jasperneite, Juergen
    2014 IEEE EMERGING TECHNOLOGY AND FACTORY AUTOMATION (ETFA), 2014,
  • [27] Design Approach of Dynamically Reconfigurable Single Flux Quantum Logic Gates
    Yamanashi, Y.
    Okawa, I.
    Yoshikawa, N.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 831 - 834
  • [28] Evaluation, Optimization, and Enhancement of Chaos Based Reconfigurable Logic Design
    Hasan, Md Sakib
    Majumder, Md Badruddoja
    Shanta, Aysha S.
    Uddin, Mesbah
    Rose, Garrett S.
    2019 IEEE SOUTHEASTCON, 2019,
  • [29] Design of a novel CNTFET-based reconfigurable logic gate
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, F.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 285 - +
  • [30] Emerging Reconfigurable Logic Device Based FPGA Design and Optimization
    Lu, Sheng
    Shang, Liuting
    Jung, Sungyong
    Pan, Chenyun
    2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,