THE NONUNIFORM DISTRIBUTION OF INSTRUCTION-LEVEL AND MACHINE PARALLELISM AND ITS EFFECT ON PERFORMANCE

被引：35
|
作者：
JOUPPI, NP [1 ]
机构：
[1] STANFORD UNIV,DEPT ELECT ENGN,STANFORD,CA 94305
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 12期
关键词：
D O I：
10.1109/12.40844
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1645 / 1658
页数：14
相关论文
共 50 条
  • [31] Software carry-save: A case study for instruction-level parallelism
    Defour, D
    de Dinechin, F
    PARALLEL COMPUTING TECHNOLOGIES, PROCEEDINGS, 2003, 2763 : 207 - 214
  • [32] A dedicated image processor exploiting both spatial and instruction-level parallelism
    Broggi, A
    Bertozzi, M
    Conte, G
    Gregoretti, F
    Passerone, R
    Sansoe, C
    Reyneri, LM
    CAMP'97 - FOURTH IEEE INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION, PROCEEDINGS, 1997, : 106 - 115
  • [33] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors
    Nain, Sweety
    Chaudhary, Prachi
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (04): : 4960 - 4976
  • [34] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors
    Sweety Nain
    Prachi Chaudhary
    The Journal of Supercomputing, 2022, 78 : 4960 - 4976
  • [35] Branch Bitstream Machine Instruction-level System Tracing
    Methavanitpong, Pipat
    Isshiki, Tsuyoshi
    Li, Dongju
    Kunieda, Hiroaki
    2015 6TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY FOR EMBEDDED SYSTEMS (IC-ICTES), 2015,
  • [36] Evaluation of EMVA using the instruction-level parallelism on Tegra X1
    Tominaga, Hirobumi
    Nakamura, Asuka
    Maekawa, Yoshitaka
    2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018), 2018, : 239 - 242
  • [37] Code optimization of polynomial approximation functions on clustered instruction-level parallelism processors
    Yang, M.
    Wang, J.
    Zheng, S.Q.
    Jiang, Y.
    International Journal of Computers and Applications, 2006, 28 (04) : 367 - 378
  • [38] Using SIMD Registers and Instructions to Enable Instruction-Level Parallelism in Sorting Algorithms
    Furtak, Timothy
    Amaral, Jose Nelson
    Niewiadomski, Robert
    SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2007, : 348 - 357
  • [39] An efficient, global resource-directed approach to exploiting instruction-level parallelism
    Novack, S
    Nicolau, A
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 87 - 96
  • [40] A new technique to exploit instruction-level parallelism for reducing microprocessor power consumption
    Youssfi, Ziad
    Shanblatt, Michael
    2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, : 119 - 124
12345