A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors

被引:0
|
作者
Nain, Sweety [1 ]
Chaudhary, Prachi [1 ]
机构
[1] DCRUST, Dept Elect & Commun, Murthal, Sonipat, India
来源
JOURNAL OF SUPERCOMPUTING | 2022年 / 78卷 / 04期
关键词
Branch prediction; Pipeline; Neural network; Perceptron branch prediction; Accuracy; Misprediction; CONTROLLER;
D O I
10.1007/s11227-021-04045-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Branch prediction is essential for improving the performance of pipeline processors. As the number of pipeline stages in modern processors increases, an accurate branch prediction is important. Traditional branch predictor uses the concept of counter and history for the prediction of conditional branch instructions. Furthermore, this concept is replaced with the number of perceptrons using neural networks. In this paper, neural network-based approaches like perceptron neural branch predictor, global perceptron neural branch predictor, and a learning vector quantization neural branch predictor are applied to the different trace files to predict the conditional branch instructions. Furthermore, a backpropagation neural branch predictor scheme is proposed, providing more accuracy than other neural network techniques. The statistics results are obtained regarding accuracy, misprediction rate, precision rate, recall rate, and F1-score rate. The average results suggest that the proposed backpropagation neural branch predictor improves the accuracy of perceptron branch predictor, global perceptron branch predictor, and learning vector quantization neural branch predictor by 13.82%, 5.85%, and 1.11%, respectively.
引用
收藏
页码:4960 / 4976
页数:17
相关论文
共 50 条
  • [1] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors
    Sweety Nain
    Prachi Chaudhary
    The Journal of Supercomputing, 2022, 78 : 4960 - 4976
  • [2] Modeling instruction-level parallelism for WCET evaluation
    Barre, Jonathan
    Landet, Cedric
    Rochange, Christine
    Sainrat, Pascal
    12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 61 - +
  • [3] Code optimization of polynomial approximation functions on clustered instruction-level parallelism processors
    Yang, M.
    Wang, J.
    Zheng, S.Q.
    Jiang, Y.
    International Journal of Computers and Applications, 2006, 28 (04) : 367 - 378
  • [4] Efficient exploitation of instruction-level parallelism for superscalar processors by the conjugate register file scheme
    Chang, MC
    Lai, FP
    IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (03) : 278 - 293
  • [5] The impact of instruction-level parallelism on multiprocessor performance and simulation methodology
    Pai, VS
    Ranganathan, P
    Adve, SV
    THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 72 - 83
  • [7] THE NONUNIFORM DISTRIBUTION OF INSTRUCTION-LEVEL AND MACHINE PARALLELISM AND ITS EFFECT ON PERFORMANCE
    JOUPPI, NP
    IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (12) : 1645 - 1658
  • [8] Instruction-level Programming Approach for Very Long Instruction Word Digital Signal Processors
    Fryza, Tomas
    Mego, Roman
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 518 - 521
  • [9] Evaluation of EMVA using the instruction-level parallelism on Tegra X1
    Tominaga, Hirobumi
    Nakamura, Asuka
    Maekawa, Yoshitaka
    2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018), 2018, : 239 - 242
  • [10] An efficient, global resource-directed approach to exploiting instruction-level parallelism
    Novack, S
    Nicolau, A
    PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 87 - 96