共 50 条
- [1] A neural network-based approach for the performance evaluation of branch prediction in instruction-level parallelism processors The Journal of Supercomputing, 2022, 78 : 4960 - 4976
- [2] Modeling instruction-level parallelism for WCET evaluation 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 61 - +
- [5] The impact of instruction-level parallelism on multiprocessor performance and simulation methodology THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 72 - 83
- [6] Nonuniform distribution of instruction-level and machine parallelism and its effect on performance Jouppi, Norman P., 1645, (38):
- [8] Instruction-level Programming Approach for Very Long Instruction Word Digital Signal Processors 2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 518 - 521
- [9] Evaluation of EMVA using the instruction-level parallelism on Tegra X1 2018 SIXTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2018), 2018, : 239 - 242
- [10] An efficient, global resource-directed approach to exploiting instruction-level parallelism PROCEEDINGS OF THE 1996 CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT '96), 1996, : 87 - 96