THE NONUNIFORM DISTRIBUTION OF INSTRUCTION-LEVEL AND MACHINE PARALLELISM AND ITS EFFECT ON PERFORMANCE

被引:35
|
作者
JOUPPI, NP [1 ]
机构
[1] STANFORD UNIV,DEPT ELECT ENGN,STANFORD,CA 94305
关键词
D O I
10.1109/12.40844
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1645 / 1658
页数:14
相关论文
共 50 条
  • [2] Scalable instruction-level parallelism
    Jesshope, C
    COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 383 - 392
  • [3] Compilers for instruction-level parallelism
    Schlansker, M
    Conte, TM
    Dehnert, J
    Ebcioglu, K
    Fang, JZ
    Thompson, CL
    COMPUTER, 1997, 30 (12) : 63 - &
  • [4] LIMITS OF INSTRUCTION-LEVEL PARALLELISM
    WALL, DW
    SIGPLAN NOTICES, 1991, 26 (04): : 176 - 188
  • [5] Increasing instruction-level parallelism with instruction precomputation
    Yi, JJ
    Sendag, R
    Lilja, DJ
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 481 - 485
  • [6] Limits of Instruction-Level Parallelism Capture
    Goossens, Bernard
    Parello, David
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 1664 - 1673
  • [7] Workshop 17: Instruction-level parallelism
    Arvind, D.K.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 1997, 1300 LNCS : 1039 - 1042
  • [8] A combinatorial architecture for instruction-level parallelism
    Berkovich, E
    Berkovich, S
    MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (01) : 23 - 31
  • [9] Instruction-level parallelism and processor architecture
    Ebcioglu, K
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 939 - 939
  • [10] Space-time scheduling of instruction-level parallelism on a raw machine
    Lee, W
    Barua, R
    Frank, M
    Srikrishna, D
    Babb, J
    Sarkar, V
    Amarasinghe, S
    ACM SIGPLAN NOTICES, 1998, 33 (11) : 46 - 57