THE NONUNIFORM DISTRIBUTION OF INSTRUCTION-LEVEL AND MACHINE PARALLELISM AND ITS EFFECT ON PERFORMANCE

被引：35
|
作者：
JOUPPI, NP [1 ]
机构：
[1] STANFORD UNIV,DEPT ELECT ENGN,STANFORD,CA 94305
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 12期
关键词：
D O I：
10.1109/12.40844
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1645 / 1658
页数：14
相关论文
共 50 条
  • [21] Limits and graph structure of available instruction-level parallelism
    Stefanovic, D
    Martonosi, M
    EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 1018 - 1022
  • [22] Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
    Lo, JL
    Eggers, SJ
    Emer, JS
    Levy, HM
    Stamm, RL
    Tullsen, DM
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1997, 15 (03): : 322 - 354
  • [23] An asynchronous superscalar architecture for exploiting instruction-level parallelism
    Werner, T
    Akella, V
    SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 140 - 151
  • [24] Using Data-Level Parallelism to Accelerate Instruction-Level Redundancy
    Hu, Yu
    Chen, Zhongliang
    Li, Xiaowei
    2012 WORLD AUTOMATION CONGRESS (WAC), 2012,
  • [25] A retargetable VLIW compiler framework for DSPs with instruction-level parallelism
    Rajagopalan, S
    Rajan, SP
    Malik, S
    Rigo, S
    Araujo, G
    Takayama, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (11) : 1319 - 1328
  • [26] A high performance ECC hardware implementation with instruction-level parallelism over GF(2163)
    Zhang, Yu
    Chen, Dongdong
    Choi, Younhee
    Chen, Li
    Ko, Seok-Bum
    MICROPROCESSORS AND MICROSYSTEMS, 2010, 34 (06) : 228 - 236
  • [27] An Automatic Instruction-Level Parallelization of Machine Code
    Marinkovic, Vladimir
    Popovic, Miroslav
    Djukic, Miodrag
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2018, 18 (01) : 27 - 36
  • [28] EXPLOITING INSTRUCTION-LEVEL PARALLELISM FOR INTEGRATED CONTROL-FLOW MONITORING
    SCHUETTE, MA
    SHEN, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (02) : 129 - 140
  • [29] The impact of exploiting instruction-level parallelism on shared-memory multiprocessors
    Pai, VS
    Ranganathan, P
    Abdel-Shafi, H
    Adve, S
    IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (02) : 218 - 226
  • [30] IMPROVING BALANCED SCHEDULING WITH COMPILER OPTIMIZATIONS THAT INCREASE INSTRUCTION-LEVEL PARALLELISM
    LO, JL
    EGGERS, SJ
    SIGPLAN NOTICES, 1995, 30 (06): : 151 - 162
12345