Instruction-level parallelism and processor architecture

被引：0
|
作者：
Ebcioglu, K
机构：
来源：
EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS | 2000年 / 1900卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
引用
收藏
页码：939 / 939
页数：1
相关论文
共 50 条
  • [1] A combinatorial architecture for instruction-level parallelism
    Berkovich, E
    Berkovich, S
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1998, 22 (01) : 23 - 31
  • [2] Parallel computer architecture and instruction-level parallelism
    Gaudiot, JL
    [J]. EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 457 - 457
  • [3] Reconfigurable instruction-level parallel processor architecture
    Ito, T
    Ono, K
    Ichikawa, M
    Okuyama, Y
    Kuroda, K
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 208 - 220
  • [4] An asynchronous superscalar architecture for exploiting instruction-level parallelism
    Werner, T
    Akella, V
    [J]. SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 140 - 151
  • [5] Scalable instruction-level parallelism
    Jesshope, C
    [J]. COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 383 - 392
  • [6] Compilers for instruction-level parallelism
    Schlansker, M
    Conte, TM
    Dehnert, J
    Ebcioglu, K
    Fang, JZ
    Thompson, CL
    [J]. COMPUTER, 1997, 30 (12) : 63 - &
  • [7] LIMITS OF INSTRUCTION-LEVEL PARALLELISM
    WALL, DW
    [J]. SIGPLAN NOTICES, 1991, 26 (04): : 176 - 188
  • [8] A dedicated image processor exploiting both spatial and instruction-level parallelism
    Broggi, A
    Bertozzi, M
    Conte, G
    Gregoretti, F
    Passerone, R
    Sansoe, C
    Reyneri, LM
    [J]. CAMP'97 - FOURTH IEEE INTERNATIONAL WORKSHOP ON COMPUTER ARCHITECTURE FOR MACHINE PERCEPTION, PROCEEDINGS, 1997, : 106 - 115
  • [9] Increasing instruction-level parallelism with instruction precomputation
    Yi, JJ
    Sendag, R
    Lilja, DJ
    [J]. EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 481 - 485
  • [10] Limits of Instruction-Level Parallelism Capture
    Goossens, Bernard
    Parello, David
    [J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 1664 - 1673
12345