共 50 条
- [1] Modeling instruction-level parallelism for WCET evaluation [J]. 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2006, : 61 - +
- [2] Scalable instruction-level parallelism [J]. COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2004, 3133 : 383 - 392
- [5] Increasing instruction-level parallelism with instruction precomputation [J]. EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 481 - 485
- [6] Limits of Instruction-Level Parallelism Capture [J]. 2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 1664 - 1673
- [7] Instruction-level parallelism and processor architecture [J]. EURO-PAR 2000 PARALLEL PROCESSING, PROCEEDINGS, 2000, 1900 : 939 - 939
- [9] Using Data-Level Parallelism to Accelerate Instruction-Level Redundancy [J]. 2012 WORLD AUTOMATION CONGRESS (WAC), 2012,
- [10] MODELING INSTRUCTION-LEVEL PARALLELISM FOR SOFTWARE PIPELINING [J]. IFIP TRANSACTIONS A-COMPUTER SCIENCE AND TECHNOLOGY, 1993, 23 : 321 - 330