DESIGN OF TESTABLE STRUCTURES DEFINED BY SIMPLE LOOPS

被引：0

作者：

ABRAHAM, JA ^{[1
]}

GAJSKI, DD ^{[1
]}

机构：

[1] UNIV ILLINOIS,DEPT COMP SCI,URBANA,IL 61801

来源：

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：875 / 884

页数：10

共 50 条

[21] Random Flows Defined by Markov Loops
Le Jan, Yves
SEMINAIRE DE PROBABILITES L, 2019, 2252 : 479 - 486
[22] DESIGN AND TESTING OF EASILY TESTABLE PLA
MOTTALIB, MA
DASGUPTA, P
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (05): : 357 - 360
[23] TESTABLE PLA DESIGN WITH MINIMAL OVERHEADS
YANG, TC
CHIOU, CW
INTEGRATION-THE VLSI JOURNAL, 1990, 10 (01) : 9 - 18
[24] TESTABLE CHIP DESIGN STRUCTURE.
Anon
IBM technical disclosure bulletin, 1985, 28 (06): : 2297 - 2299
[25] SIGNATURE-TESTABLE LSSD-STRUCTURES
JARMOLIK, VN
KALOSHA, EP
AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1990, (01): : 94 - 95
[26] SPECIAL ISSUE ON TESTABLE AND MAINTAINABLE DESIGN
STROJWAS, AJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 1 - 2
[27] Delay testable logical circuit design
A. Yu. Matrosova
E. A. Nikolaeva
E. V. Rumyantseva
Russian Physics Journal, 2013, 55 : 1370 - 1372
[28] DESIGN OF EASILY TESTABLE ITERATIVE SYSTEMS
RUBIO, A
MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 141 - 146
[29] Design of a fast, easily testable ALU
Blanton, RD
Hayes, JP
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 9 - 16
[30] Delay testable logical circuit design
Matrosova, A. Yu
Nikolaeva, E. A.
Rumyantseva, E. V.
RUSSIAN PHYSICS JOURNAL, 2013, 55 (11) : 1370 - 1372