DESIGN OF TESTABLE STRUCTURES DEFINED BY SIMPLE LOOPS

被引：0
|
作者：
ABRAHAM, JA [1 ]
GAJSKI, DD [1 ]
机构：
[1] UNIV ILLINOIS,DEPT COMP SCI,URBANA,IL 61801
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1981年 / 30卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：875 / 884
页数：10
相关论文
共 50 条
  • [41] Genetic programming with simple loops
    Qi Y.
    Wang B.
    Kang L.
    Journal of Computer Science and Technology, 1999, 14 (4) : 429 - 433
  • [42] Realizations of Loops and Groups defined by short identities
    Keedwell, A. D.
    COMMENTATIONES MATHEMATICAE UNIVERSITATIS CAROLINAE, 2009, 50 (03): : 373 - 383
  • [43] A test implementation approach for VLSI testable design
    Du, J
    Zhao, YF
    Yu, LX
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2086 - 2089
  • [44] EASILY TESTABLE DESIGN OF LARGE DIGITAL CIRCUITS
    FUNATSU, S
    WAKATSUKI, N
    YAMADA, A
    NEC RESEARCH & DEVELOPMENT, 1979, (54): : 49 - 55
  • [45] Delay testable sequential circuit design.
    Matrosova, Anzhela Y.
    Mitrofanov, Evgeniy, V
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2013, 23 (02): : 140 - 147
  • [46] THE DESIGN OF EASILY TESTABLE VLSI ARRAY MULTIPLIERS
    SHEN, JP
    FERGUSON, FJ
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) : 554 - 560
  • [47] METHOD FOR DESIGN OF TESTABLE COUNTING-CIRCUITS
    CHAPENKO, VP
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1988, (05): : 82 - 89
  • [48] Design automation of testable finite state machines
    Miroschnyk, Maryna
    Pakhomov, Yuriy
    German, Edward
    Shkil, Alexander
    Kulak, Elvira
    Kucherenko, Dariia
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [49] SPECIAL ISSUE ON TESTABLE AND MAINTAINABLE DESIGN - FOREWORD
    MCCLUSKEY, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 3 - 3
  • [50] Current testable design of resistor string DACs
    Hashizume, M
    Nishida, T
    Yotsuyanagi, H
    Tamesada, T
    Miura, Y
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 197 - +
12345