共 50 条
- [1] 24-Bit Significand Multiplier for FPGA Floating-Point Multiplication [J]. 2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 717 - 721
- [2] Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 60 - 64
- [6] A 24-bit floating-point audio DSP controller supporting fast exponentiation [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 748 - 751