共 50 条
- [21] Floating-point computations on reconfigurable computers [J]. PROCEEDINGS OF THE HPCMP USERS GROUP CONFERENCE 2007, 2007, : 339 - 344
- [22] IMPLEMENTATION OF 24 BIT HIGH SPEED FLOATING POINT VEDIC MULTIPLIER [J]. 2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 453 - 457
- [23] A single/double precision floating-point multiplier design for multimedia applications [J]. Istanb. Univ. J. Electr. Electron. Eng., 2009, 1 (827-831):
- [24] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS [J]. ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
- [26] 64-BIT FLOATING-POINT CHIP SET TRIPLES EARLIER PERFORMANCE [J]. ELECTRONIC PRODUCTS MAGAZINE, 1986, 28 (22): : 24 - 25
- [27] A Reconfigurable Approximate Floating-Point Multiplier with kNN [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 117 - 118
- [28] A Combined Decimal and Binary Floating-point Multiplier [J]. 2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 8 - +
- [29] A dual precision IEEE floating-point multiplier [J]. INTEGRATION-THE VLSI JOURNAL, 2000, 29 (02) : 167 - 180