A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS

被引：0

作者：

Ozbilen, Metin Mete ^{[1
,3
]}

Gok, Mustafa ^{[2
]}

机构：

[1] Mersin Univ, Engn Fac, Dept Comp Sci, TR-33342 Mersin, Turkey

[2] Cukurova Univ, Engn Fac, Dept Elect & Elect, TR-01330 Adana, Turkey

[3] Mersin Univ, Comp Engn Dept, Mersin, Turkey

来源：

ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING | 2009年 / 9卷 / 01期

关键词：

Multimedia; floating-point numbers; multiply;

D O I：

暂无

中图分类号：

P75 [海洋工程];

学科分类号：

0814 ; 081505 ; 0824 ; 082401 ;

摘要：

Modern graphic processors, multimedia processors, and general-purpose processors with multimedia extensions provide SIMD floating-point instructions. SIMD floating-point multiplication is commonly used in 2D and 3D applications, which mostly use single precision floating-point operands. Consequently, efficient single precision multiplier units are crucial for high performance systems. This paper introduces a novel floating point multiplier that can perform either a double precision or two parallel single-precision floating-point multiplications. The proposed design uses approximately 10% more hardware and has 33% more delay compared to a conventional double precision floating-point multiplier.

引用

下载

页码：827 / 831

页数：5

共 50 条

[1] A single/double precision floating-point multiplier design for multimedia applications
Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey
不详
Istanb. Univ. J. Electr. Electron. Eng., 2009, 1 (827-831):
[2] A quadruple precision and dual double precision floating-point multiplier
Akkas, A
Schulte, MJ
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 76 - 81
[3] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers
Thompson, Ross
Stine, James E.
PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
[4] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
Jaiswal, Manish Kumar
Chandrachoodan, Nitin
IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
[5] A dual precision IEEE floating-point multiplier
Even, G
Mueller, SM
Seidel, PM
INTEGRATION-THE VLSI JOURNAL, 2000, 29 (02) : 167 - 180
[6] Low power single precision BCD floating-point Vedic multiplier
Ramya, V.
Seshasayanan, R.
MICROPROCESSORS AND MICROSYSTEMS, 2020, 72
[7] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
Jaiswal, Manish Kumar
Cheung, Ray C. C.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2013, 32 (01) : 15 - 27
[8] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
Manish Kumar Jaiswal
Ray C. C. Cheung
Circuits, Systems, and Signal Processing, 2013, 32 : 15 - 27
[9] Fuzzy memoization for floating-point multimedia applications
Alvarez, C
Corbal, J
Valero, M
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (07) : 922 - 927
[10] Energy-Efficient Multiple-Precision Floating-Point Multiplier for Embedded Applications
Shiann-Rong Kuang
Kun-Yi Wu
Kee-Khuan Yu
Journal of Signal Processing Systems, 2013, 72 : 43 - 55

← 1 2 3 4 5 →