A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS

被引：0

作者：

Ozbilen, Metin Mete ^{[1
,3
]}

Gok, Mustafa ^{[2
]}

机构：

[1] Mersin Univ, Engn Fac, Dept Comp Sci, TR-33342 Mersin, Turkey

[2] Cukurova Univ, Engn Fac, Dept Elect & Elect, TR-01330 Adana, Turkey

[3] Mersin Univ, Comp Engn Dept, Mersin, Turkey

来源：

ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING | 2009年 / 9卷 / 01期

关键词：

Multimedia; floating-point numbers; multiply;

D O I：

暂无

中图分类号：

P75 [海洋工程];

学科分类号：

0814 ; 081505 ; 0824 ; 082401 ;

摘要：

Modern graphic processors, multimedia processors, and general-purpose processors with multimedia extensions provide SIMD floating-point instructions. SIMD floating-point multiplication is commonly used in 2D and 3D applications, which mostly use single precision floating-point operands. Consequently, efficient single precision multiplier units are crucial for high performance systems. This paper introduces a novel floating point multiplier that can perform either a double precision or two parallel single-precision floating-point multiplications. The proposed design uses approximately 10% more hardware and has 33% more delay compared to a conventional double precision floating-point multiplier.

引用

下载

页码：827 / 831

页数：5

共 50 条

[31] A Novel Single/Double Precision Normalized IEEE 754 Floating-Point Adder/Subtracter
Mathis, Brett
Stine, James E.
2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 279 - 284
[32] An efficient multi-format low-precision floating-point multiplier
Kermani, Hadis Ahmadpour
Zarandi, Azadeh Alsadat Emrani
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2024, 41
[33] Multi-precision binary multiplier architecture for multi-precision floating-point multiplication
Tomar, Geetam Singh
George, Marcus Llyode
Tomar, Abhineet Singh
IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (05) : 455 - 464
[34] An analysis of the double-precision floating-point FFT on FPGAs
Hemmert, KS
Underwood, KD
FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 171 - 180
[35] A Coprocessor for Double-Precision Floating-Point Matrix Multiplication
Jia X.
Wu G.
Xie X.
Wu D.
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 410 - 420
[36] HEAP: A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications
Guesmi, Amira
Alouani, Ihsen
Baklouti, Mouna
Frikha, Tarek
Abid, Mohamed
Rivenq, Atika
PROCEEDINGS OF THE 30TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP'19): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2019, : 36 - 42
[37] A VLSI Implementation of Double Precision Floating-Point Logarithmic Function
Hao, Liu
Wang Ming-Jiang
Chen Mo-Ran
Ming, Liu
2019 IEEE 4TH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING (ICSIP 2019), 2019, : 345 - 349
[38] Precision modeling of floating-point applications for variable bitwidth computing
Zhao, ZH
Leeser, M
ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 208 - 214
[39] Design of a hardware-efficient floating-point multiplier with dynamic segmentation
Tegazzini, Luca
Di Meo, Gennaro
De Caro, Davide
Strollo, Antonio G. M.
2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,
[40] DLX gold: Design and implementation of a DLX microprocessor with single precision Floating-Point operations
Aguilar, John Edrian H.
Reas, Rosario M.
Villangca, John Benedict B.
Villangca, B.
Ballesil, Anastacia P.
Reyes, Joy Alinda P.
TENCON 2007 - 2007 IEEE REGION 10 CONFERENCE, VOLS 1-3, 2007, : 1272 - 1275

← 1 2 3 4 5 →