A SINGLE-CHIP 80-BIT FLOATING POINT PROCESSOR

被引:2
|
作者
TAKEDA, K
ISHINO, F
ITO, Y
KASAI, R
NAKASHIMA, T
机构
关键词
D O I
10.1109/JSSC.1985.1052425
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:986 / 992
页数:7
相关论文
共 50 条
  • [1] ARCHITECTURE FOR SINGLE-CHIP ASIC PROCESSOR WITH INTEGRATED FLOATING POINT UNIT
    OKLOBDZIJA, VG
    PROCEEDINGS OF THE TWENTY-FIRST, ANNUAL HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOLS 1-4: ARCHITECTURE TRACK, SOFTWARE TRACK, DECISION SUPPORT AND KNOWLEDGE BASED SYSTEMS TRACK, APPLICATIONS TRACK, 1988, : 221 - 229
  • [2] A SINGLE CHIP 80B FLOATING POINT PROCESSOR
    TAKEDA, K
    ISHINO, F
    ITO, Y
    KASAI, R
    NAKASHIMA, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 16 - 16
  • [4] A SINGLE-CHIP IBM SYSTEM/390 FLOATING-POINT PROCESSOR IN CMOS
    DAOTRONG, S
    HELWIG, K
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1992, 36 (04) : 733 - 749
  • [5] 24-BIT SINGLE-CHIP MULTIPLIER EASES FLOATING-POINT COMPUTATIONS
    不详
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (11): : 156 - 156
  • [6] INSTRUCTION SET FOR A SINGLE-CHIP 32-BIT PROCESSOR
    FIASCONARO, JG
    HEWLETT-PACKARD JOURNAL, 1983, 34 (08): : 9 - 10
  • [7] FLOATING-POINT MILESTONE - SINGLE-CHIP PROCESSORS
    LINEBACK, JR
    ELECTRONICS, 1988, 61 (06): : 77 - 77
  • [8] FLOATING-POINT MILESTONE: SINGLE-CHIP PROCESSORS.
    Lineback, J.Robert
    Electronics, 1988, 61 (06):
  • [9] A single-chip IPSEC cryptographic processor
    McLoone, M
    McCanny, JV
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 133 - 138
  • [10] Aegis: A single-chip secure processor
    Suh, G. Edward
    O'Donnell, Charles W.
    Devadas, Srinivas
    IEEE DESIGN & TEST OF COMPUTERS, 2007, 24 (06): : 570 - 580