A SINGLE-CHIP 80-BIT FLOATING POINT PROCESSOR

被引:2
|
作者
TAKEDA, K
ISHINO, F
ITO, Y
KASAI, R
NAKASHIMA, T
机构
关键词
D O I
10.1109/JSSC.1985.1052425
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:986 / 992
页数:7
相关论文
共 50 条
  • [41] Digital RF processor techniques for single-chip radios (Invited)
    Staszewski, Robert Bogdan
    Muhammad, Khurram
    Leipold, Dirk
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 789 - 796
  • [42] MICRO/370 - A 32-BIT SINGLE-CHIP MICROPROCESSOR
    CHAO, HH
    ONG, S
    TSAI, MY
    SHIH, FHW
    HOU, JCL
    LEWIS, KW
    TANG, JYF
    TREMPEL, CA
    HADSELL, RW
    YU, HN
    GREIER, PF
    FRANCH, RL
    MCCORMICK, PE
    DAVIS, CV
    DIAMOND, AL
    MEDVE, TJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 733 - 740
  • [44] 38000 Series 8-bit single-chip microcomputer
    Takeuchi, Minoru
    Takebe, Shuji
    Mitsubishi Electric Advance, 1992, 59 : 14 - 17
  • [45] A SINGLE-CHIP 16-BIT 25-NS REAL-TIME VIDEO IMAGE SIGNAL PROCESSOR
    KIKUCHI, K
    NUKADA, Y
    AOKI, Y
    KANOU, T
    ENDO, Y
    NISHITANI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1662 - 1667
  • [46] A scalable single-chip multi-processor architecture with on-chip RTOS kernel
    Theelen, BD
    Verschueren, AC
    Suárez, VVR
    Stevens, MPJ
    Nuñez, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (12-15) : 619 - 639
  • [47] The flexible processor - An approach for single-chip hardware emulation by dynamic reconfiguration
    Ohkawa, T
    Nozawa, T
    Fujibayashi, M
    Miyamoto, N
    Leo, K
    Kita, S
    Kotani, K
    Ohmi, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 557 - 558
  • [48] Time-Critical Computing on a Single-Chip Massively Parallel Processor
    de Dinechin, Benoit Dupont
    van Amstel, Duco
    Poulhies, Marc
    Lager, Guillaume
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [49] Implementing a videoconferencing system based on a single-chip signal and image processor
    Read, CJ
    Golston, J
    Fuetterer, A
    Fazlic, E
    Miyazawa, H
    INTERNATIONAL JOURNAL OF IMAGING SYSTEMS AND TECHNOLOGY, 1998, 9 (06) : 434 - 441
  • [50] A HIGH-PERFORMANCE SINGLE-CHIP VLSI SIGNAL PROCESSOR ARCHITECTURE
    KANOPOULOS, N
    MARINOS, PN
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 227 : 166 - 179