共 50 条
- [1] 24-Bit Significand Multiplier for FPGA Floating-Point Multiplication [J]. 2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 717 - 721
- [3] 24-BIT SINGLE-CHIP MULTIPLIER EASES FLOATING-POINT COMPUTATIONS [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (11): : 156 - 156
- [4] Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 60 - 64
- [6] Accurate Floating-Point Product and Exponentiation [J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 994 - 1000
- [9] MPEG-4 AAC audio decoding on a 24-bit fixed-point dual-DSP architecture [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 706 - 709