Single-chip implementation of a 32-bit motor-drive-specific microcontroller with floating-point unit

被引:0
|
作者
Kim, JC [1 ]
Lee, SH
Lee, JH
Lee, DY
Jung, C
Park, HJ
Mok, IS
Kim, HG
Park, GW
机构
[1] Pohang Univ Sci & Technol, VLSI Syst Lab, Pohang, South Korea
[2] Res Inst Ind Sci & Technol, Pohang, South Korea
[3] POSCON Corp, Pohang, South Korea
关键词
motor drive; 38-bit microcontroller; single-chip; floating-point unit; RISC; CMOS VLSI;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 32-bit motor-drive-specific microcontroller chip was newly designed, implemented using a 0.8 mu m double-metal CMOS process, and its feasibility was successfully tested by applying the fabricated microcontroller chip to a real AC induction motor drive system. The microcontroller chip includes a single-precision floating-point unit, peripheral devices for motor drive, and a memory controller as well as the SPARC V7 CPU. The pipeline scheme and the two-step multiplication method were used in the multiplier of floating-point unit for the best area and speed trade-off, using the standard cell library available for the design. The chip size is 12.7 x 12.8 mm(2), the number of transistors is around 562,000, and the power consumption is 1.69 W at the supply voltage of 5 V and the clock frequency of 30 MHz. Both a standard cell library and a full-custom layout were used in the implementation.
引用
收藏
页码:1699 / 1706
页数:8
相关论文
共 50 条
  • [1] Single-chip implementation of a 32-bit microcontroller for motor drive
    Kim, JC
    Lee, SH
    Lee, DY
    Lee, JH
    Jeong, WC
    Park, HJ
    Mok, IS
    [J]. ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 3 - 6
  • [2] 32-BIT FLOATING-POINT MATH
    WILLIAMS, A
    [J]. DR DOBBS JOURNAL, 1993, 18 (06): : 70 - &
  • [3] A mixed-mode single-chip motor-drive-specific microcontroller with a 12-bit 125KS/s ADC
    Kim, JC
    Lee, SH
    Kim, JY
    Jang, YC
    Mok, IS
    Park, HJ
    [J]. 13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 209 - 213
  • [4] 32-BIT FLOATING-POINT DSP PROCESSORS
    WEISS, B
    [J]. EDN, 1991, 36 (23) : 126 - &
  • [5] 32-bit logarithmic arithmetic unit and its performance compared to floating-point
    The University, Newcastle upon Tyne, United Kingdom
    [J]. Proc Symp Comput Arith, (142-151):
  • [6] SINGLE-CHIP 32-BIT MICROPROCESSORS ARRIVING
    MYERS, W
    [J]. IEEE MICRO, 1983, 3 (06) : 65 - &
  • [7] A 32-bit Decimal Floating-Point Logarithmic Converter
    Chen, Dongdong
    Zhang, Yu
    Choi, Younhee
    Lee, Moon Ho
    Ko, Seok-Bum
    [J]. ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 195 - +
  • [8] Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider
    Hanuman, C. R. S.
    Kamala, J.
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND SYSTEM ENGINEERING (ICEESE), 2018, : 60 - 64
  • [9] 24-BIT SINGLE-CHIP MULTIPLIER EASES FLOATING-POINT COMPUTATIONS
    不详
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1978, 23 (11): : 156 - 156
  • [10] FLOATING-POINT MILESTONE - SINGLE-CHIP PROCESSORS
    LINEBACK, JR
    [J]. ELECTRONICS, 1988, 61 (06): : 77 - 77