A 3.8NS CMOS 16X16 MULTIPLIER USING COMPLEMENTARY PASS TRANSISTOR LOGIC

被引：0
|
作者：
YANO, K
YAMANAKA, T
NISHIDA, T
SAITOH, M
SHIMOHIGASHI, K
SHIMIZU, A
机构：
来源：
PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：243 / 246
页数：4
相关论文
共 50 条
  • [1] A 3.8-NS CMOS 16X16-B MULTIPLIER USING COMPLEMENTARY PASS-TRANSISTOR LOGIC
    YANO, K
    YAMANAKA, T
    NISHIDA, T
    SAITO, M
    SHIMOHIGASHI, K
    SHIMIZU, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 388 - 395
  • [2] A 45NS 16X16 CMOS MULTIPLIER
    KAJI, Y
    SUGIYAMA, N
    KITAMURA, Y
    OHYA, S
    KIKUCHI, M
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 84 - 85
  • [3] A SUB-10-NS 16X16 MULTIPLIER USING 0.6-MU-M CMOS TECHNOLOGY
    OOWAKI, Y
    NUMATA, K
    TSUCHIYA, K
    TSUDA, K
    TAKATO, H
    TAKENOUCHI, N
    NITAYAMA, A
    KOBAYASHI, T
    CHIBA, M
    WATANABE, S
    OHUCHI, K
    HOJO, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 762 - 767
  • [4] A NMOS LSI 16X16 MULTIPLIER
    WITTMER, NC
    MICHEJDA, JA
    GANNETT, JW
    BECHTOLD, PF
    TAYLOR, GW
    LIFSHITZ, N
    DENNIS, DC
    BAYRUNS, RJ
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 32 - 33
  • [5] A GAAS 16X16 BIT PARALLEL MULTIPLIER
    NAKAYAMA, Y
    SUYAMA, K
    SHIMIZU, H
    YOKOYAMA, N
    OHNISHI, H
    SHIBATOMI, A
    ISHIKAWA, H
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 599 - 603
  • [6] A 16x16 Programmable Anlaog Vector Matrix Multiplier using CMOS compatible Floating gate device
    Kim, Yong-Hyun
    Choi, Jong-Moon
    Woo, Je-Joong
    Park, Eun-Je
    Kim, Sang-Won
    Kwon, Kee-Won
    [J]. 2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2019, : 263 - 266
  • [7] A low-power 16 x 16-b parallel multiplier utilizing pass-transistor logic
    Law, CF
    Rofail, SS
    Yeo, KS
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (10) : 1395 - 1399
  • [8] Design and Optimization of 16x16 Bit Multiplier Using Vedic Mathematics
    Gadakh, Sheetal N.
    Khade, Amitkumar
    [J]. 2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 460 - 464
  • [9] 16X16 Fast Signed Multiplier Using Booth and Vedic Architecture
    Shing, L. Z.
    Hussin, R.
    Kamarudin, A.
    Mohyar, S. N.
    Taking, S.
    Aziz, M. H. A.
    Ahmad, N.
    [J]. 4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018), 2018, 2045
  • [10] Design and Implementation of 16x16 Modified Booth Multiplier
    Manjunath
    Harikiran, Venama
    Manikanta, Kopparapu
    Sivanantham, S.
    Sivasankaran, K.
    [J]. PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
12345