A 16x16 Programmable Anlaog Vector Matrix Multiplier using CMOS compatible Floating gate device

被引：0

作者：

Kim, Yong-Hyun ^{[1
]}

Choi, Jong-Moon ^{[1
]}

Woo, Je-Joong ^{[1
]}

Park, Eun-Je ^{[1
]}

Kim, Sang-Won ^{[1
]}

Kwon, Kee-Won ^{[1
]}

机构：

[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Seoul, South Korea

来源：

2019 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC) | 2019年

基金：

新加坡国家研究基金会;

关键词：

analog VMM; 16x16; array; weight; nonvolatile;

D O I：

10.23919/elinfocom.2019.8706488

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents, a 16 x 16 programmable analog vector matrix multiplier (VMM) with CMOS compatible floating gate device that used as nonvolatile storage for the weight matrix values. Each weight matrix value is stored in single-poly floating gate, changes p-type MOSFET gate voltage. Current summation method is used for sum of vector calculation, that correlation between input and weight. The vector matrix multiplier simulated based on 180-nm CMOS fabrication successfully.

引用

页码：263 / 266

页数：4

共 19 条

[1] A 45NS 16X16 CMOS MULTIPLIER
KAJI, Y
SUGIYAMA, N
KITAMURA, Y
OHYA, S
KIKUCHI, M
[J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 84 - 85
[2] A 16 x 16 nonvolatile programmable analog vector-matrix multiplier
Aslam-Siddiqi, A
Brockherde, W
Hosticka, BJ
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (10) : 1502 - 1509
[3] A 3.8NS CMOS 16X16 MULTIPLIER USING COMPLEMENTARY PASS TRANSISTOR LOGIC
YANO, K
YAMANAKA, T
NISHIDA, T
SAITOH, M
SHIMOHIGASHI, K
SHIMIZU, A
[J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 243 - 246
[4] Design and Optimization of 16x16 Bit Multiplier Using Vedic Mathematics
Gadakh, Sheetal N.
Khade, Amitkumar
[J]. 2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 460 - 464
[5] 16X16 Fast Signed Multiplier Using Booth and Vedic Architecture
Shing, L. Z.
Hussin, R.
Kamarudin, A.
Mohyar, S. N.
Taking, S.
Aziz, M. H. A.
Ahmad, N.
[J]. 4TH ELECTRONIC AND GREEN MATERIALS INTERNATIONAL CONFERENCE 2018 (EGM 2018), 2018, 2045
[6] A SUB-10-NS 16X16 MULTIPLIER USING 0.6-MU-M CMOS TECHNOLOGY
OOWAKI, Y
NUMATA, K
TSUCHIYA, K
TSUDA, K
TAKATO, H
TAKENOUCHI, N
NITAYAMA, A
KOBAYASHI, T
CHIBA, M
WATANABE, S
OHUCHI, K
HOJO, A
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 762 - 767
[7] VHDL implementation of 16x16 multiplier using pipelined 16x8 modified Radix-4 booth multiplier
Tawfeek, Radwa M.
Elmenyawi, Marwa A.
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (06) : 971 - 985
[8] A 500-MHZ 16X16 COMPLEX MULTIPLIER USING SELF-ALIGNED GATE GAAS HETEROSTRUCTURE FET TECHNOLOGY
AKINWANDE, AI
MACTAGGART, IR
BETZ, BK
GRIDER, DE
LANGE, TH
NOHAVA, JC
TETZLAFF, DE
ARCH, DK
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1295 - 1300
[9] The design of 16x16 wave pipelined multiplier using fan-in equalization technique
Shim, D
Kim, W
[J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 336 - 339
[10] A novel CMOS compatible stacked floating gate device using TiN as a control gate
OConnor, KJ
Mansfield, WM
Bude, JD
Cerullo, M
Klemens, F
Kornblit, A
Mastrapasqua, M
Weber, GR
Tai, WW
[J]. 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 61 - 62

← 1 2 →