DESIGN AND VLSI IMPLEMENTATION OF A SYSTOLIC CORRELATOR

被引：0
|
作者：
DEZAN, C
GAUTRIN, E
QUINTON, P
机构：
[1] ENST,BRETAGNE,FRANCE
[2] INST RECH INFORMAT & SYST ALEATOIRES,F-35042 RENNES,FRANCE
来源：
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS | 1991年 / 46卷 / 1-2期
关键词：
CORRELATOR; SYSTOLIC ARCHITECTURE; SIGNAL PROCESSING; PARALLEL PROCESSING; CIRCUIT DESIGN; INTEGRATED CIRCUIT; TESTABILITY; COMPUTER AIDED DESIGN;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
Many signal processing algorithms can be implemented on parallel architectures, whose regularity simplifies VLSI integration. In this paper, we present a systolic correlator, and we describe its VLSI implementation using full-custom, standard cell, and logical configurable arrays. We show how the architecture of this chip is formally derived using the Alpha language.
引用
收藏
页码：69 / 77
页数：9
相关论文
共 50 条
  • [31] Hardware implementation of PQF based on VLSI design
    Guan, H
    Dong, ZW
    5TH INTERNATIONAL SYMPOSIUM ON BROADCASTING TECHNOLOGY, PROCEEDINGS (ISBT'97, BEIJING), 1997, : 337 - 343
  • [32] Design of a sensor protocol suite for VLSI implementation
    Hammel, Thomas
    Rich, Mark
    Graff, Charles J.
    MILCOM 2005 - 2005 IEEE MILITARY COMMUNICATIONS CONFERENCE, VOLS 1-5, 2005, : 2421 - 2426
  • [33] VLSI Design and Implementation of Homophonic Security System
    Sklavos, N.
    Kitsos, P.
    Koufopavlou, O.
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 69 - 72
  • [34] VLSI design and implementation of WCDMA channel decoder
    Xu, YY
    Li, ZW
    Ruan, M
    Luo, HW
    Song, WT
    CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 241 - 245
  • [35] VLSI design and implementation of adaptive channel equalizer
    Ab-Rahman, A. A. H.
    Kamisian, I.
    Sha'ameri, A. Z.
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 1121 - 1124
  • [36] DESIGN AND VLSI IMPLEMENTATION OF AN ADDRESS GENERATION COPROCESSOR
    HULINA, PT
    CORAOR, LD
    KURIAN, L
    JOHN, E
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (02): : 145 - 151
  • [37] Hardware implementation of genetic algorithms for VLSI design
    Koonar, G
    Areibi, S
    Moussa, MA
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2002, : 197 - 200
  • [38] Design and. VLSI implementation of a security ASIP
    Lu, Ronghua
    Zeng, Xiaoyang
    Han, Jun
    Gu, Yehua
    Mai, Lang
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 866 - 869
  • [39] DESIGN AND IMPLEMENTATION OF A PROCEDURAL VLSI LAYOUT SYSTEM
    MATA, JM
    VIJAYAN, G
    LECTURE NOTES IN COMPUTER SCIENCE, 1985, 206 : 412 - 427
  • [40] Design and implementation of multipattern generators in analog VLSI
    Kier, Ryan J.
    Ames, Jeffrey C.
    Beer, Randall D.
    Harrison, Reid R.
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2006, 17 (04): : 1025 - 1038
12345