DESIGN AND VLSI IMPLEMENTATION OF A SYSTOLIC CORRELATOR

被引：0
|
作者：
DEZAN, C
GAUTRIN, E
QUINTON, P
机构：
[1] ENST,BRETAGNE,FRANCE
[2] INST RECH INFORMAT & SYST ALEATOIRES,F-35042 RENNES,FRANCE
来源：
ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS | 1991年 / 46卷 / 1-2期
关键词：
CORRELATOR; SYSTOLIC ARCHITECTURE; SIGNAL PROCESSING; PARALLEL PROCESSING; CIRCUIT DESIGN; INTEGRATED CIRCUIT; TESTABILITY; COMPUTER AIDED DESIGN;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
Many signal processing algorithms can be implemented on parallel architectures, whose regularity simplifies VLSI integration. In this paper, we present a systolic correlator, and we describe its VLSI implementation using full-custom, standard cell, and logical configurable arrays. We show how the architecture of this chip is formally derived using the Alpha language.
引用
收藏
页码：69 / 77
页数：9
相关论文
共 50 条
  • [21] A VLSI systolic implementation of the Hopfield and back-propagation neural algorithms
    Ghanemi, S
    Mohamed, BAY
    KYBERNETES, 2001, 30 (1-2) : 35 - 47
  • [22] BIT-SERIAL SYSTOLIC SORTING - GENERAL COMPLEXITIES AND AN IMPLEMENTATION IN VLSI
    LI, HF
    JAYAKUMAR, R
    SUN, X
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (03): : 125 - 132
  • [23] Unified VLSI systolic array design for LZ data compression
    Hwang, SA
    Wu, CW
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (04) : 489 - 499
  • [24] TRAVERSING THE VLSI DESIGN HIERARCHY FOR A NEW, FAST SYSTOLIC STACK
    LI, HF
    PROBST, DK
    PRASAD, RN
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (01): : 25 - 40
  • [25] VLSI Design and Implementation of ARS for Periods Estimation
    Sasaki, Takahiro
    Kamiya, Yukihiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2025, E108C (01) : 24 - 33
  • [26] Design and implementation of VLSI fuzzy adaptive filters
    Espinosa, G
    Díaz-Méndez, A
    Pérez-Meana, H
    Alejos-Palomares, R
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 570 - 573
  • [27] A test implementation approach for VLSI testable design
    Du, J
    Zhao, YF
    Yu, LX
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2086 - 2089
  • [28] Design and VLSI implementation of WCDMA coding layer
    Grayver, E
    Li, Y
    VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7: WIRELESS TECHNOLOGIES FOR GLOBAL SECURITY, 2004, : 2129 - 2133
  • [29] VLSI design and implementation of CMOS current conveyors
    Kayed, SI
    Ragaie, HF
    Abou el-Ela, M
    Soliman, FAS
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 55 - 57
  • [30] Design and VLSI implementation for a WCDMA multipath searcher
    Grayver, E
    Frigon, JF
    Eltawil, AM
    Tarighat, A
    Shoarinejad, K
    Abbasfar, A
    Cabric, D
    Daneshrad, B
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2005, 54 (03) : 889 - 902
12345