EFFECTS OF RACES, DELAYS, AND DELAY FAULTS ON TEST GENERATION

被引：12
|
作者：
BREUER, MA
机构：
[1] HUGHES AIRCRAFT CO, FULLERTON, CA USA
[2] UNIV SO CALIF, DEPT ELECT ENGN, LOS ANGELES, CA 90007 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1974年 / C 23卷 / 10期
关键词：
D O I：
10.1109/T-C.1974.223808
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1078 / 1092
页数：15
相关论文
共 50 条
  • [1] Test generation for global delay faults
    Luong, GM
    Walker, DMH
    INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, 1996, : 433 - 442
  • [2] Fault Simulation and Test Generation for Clock Delay Faults
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Saluja, Kewal K.
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [3] Test Generation for Open and Delay Faults in CMOS Circuits
    Wu, Cheng-Hung
    Lee, Kuen-Jong
    Reddy, Sudhakar M.
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 21 - 26
  • [4] Efficient test generation algorithm for path delay faults
    Kim, MG
    Kang, SH
    ELECTRONICS LETTERS, 2000, 36 (01) : 13 - 14
  • [5] A generalized test generation procedure for path delay faults
    Pomeranz, I
    Reddy, SM
    TWENTY-EIGHTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST PAPERS, 1998, : 274 - 283
  • [6] A TEST-GENERATION SYSTEM FOR PATH DELAY FAULTS
    PATIL, S
    REDDY, SM
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 40 - 43
  • [7] Low Power Test Generation for Path Delay Faults
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 194 - 205
  • [8] Test and Diagnosis Pattern Generation for Dynamic Bridging Faults and Transition Delay Faults
    Wu, Cheng-Hung
    Lee, Saint James
    Lee, Kuen-Jong
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 755 - 760
  • [9] On Selection of Adjacent Lines in Test Pattern Generation for Delay Faults Considering Crosstalk Effects
    Ohama, Yuuya
    Yotsuyanagi, Hiroyuki
    Hashizume, Masaki
    Higami, Yoshinobu
    Takahashi, Hiroshi
    2017 17TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2017,
  • [10] Test generation for primitive path delay faults in combinational circuits
    Tekumalla, RC
    Menon, PR
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 636 - 641
12345