EFFECTS OF RACES, DELAYS, AND DELAY FAULTS ON TEST GENERATION

被引:12
|
作者
BREUER, MA
机构
[1] HUGHES AIRCRAFT CO, FULLERTON, CA USA
[2] UNIV SO CALIF, DEPT ELECT ENGN, LOS ANGELES, CA 90007 USA
关键词
D O I
10.1109/T-C.1974.223808
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1078 / 1092
页数:15
相关论文
共 50 条
  • [21] Selecting Close-to-Functional Path Delay Faults for Test Generation
    Pomeranz, Irith
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
  • [22] Test Generation of Path Delay Faults Induced by Defects in Power TSV
    Shih, Chi-Jih
    Hsieh, Shih-An
    Lu, Yi-Chang
    Li, James Chien-Mo
    Wu, Tzong-Lin
    Chakrabarty, Krishnendu
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 43 - 48
  • [23] Self-Test Library Generation for In-Field Test of Path Delay Faults
    Anghel, Lorena
    Cantoro, Riccardo
    Masante, Riccardo
    Portolan, Michele
    Sartoni, Sandro
    Reorda, Matteo Sonza
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (11) : 4246 - 4259
  • [24] An alternative test generation for path delay faults by using Ni-detection test sets
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12): : 2650 - 2658
  • [25] Test Generation for Delay Faults on Clock Lines under Launch-on-Capture Test Environment
    Higami, Yoshinobu
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Saluja, Kewal K.
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (06): : 1323 - 1331
  • [26] TEST-GENERATION FOR PATH DELAY FAULTS USING BINARY DECISION DIAGRAMS
    BHATTACHARYA, D
    AGRAWAL, P
    AGRAWAL, VD
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (03) : 434 - 447
  • [27] Robust test generation for precise crosstalk-induced path delay faults
    Li, Huawei
    Shen, Peifu
    Li, Xiaowei
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 300 - +
  • [28] Non-robust test generation for crosstalk-induced delay faults
    Shen, PF
    Li, HW
    Xu, YJ
    Li, XW
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 120 - 123
  • [29] DYNAMITE - AN EFFICIENT AUTOMATIC TEST PATTERN GENERATION SYSTEM FOR PATH DELAY FAULTS
    FUCHS, K
    SCHULZ, MH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (10) : 1323 - 1335
  • [30] Digital Circuit Crosstalk Delay Faults Test Generation Based on Neural Networks
    Zhang Jianshu
    Zhang Xiuju
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 2628 - 2631