TESTABLE PLA DESIGN WITH MINIMAL OVERHEADS

被引：2
|
作者：
YANG, TC [1 ]
CHIOU, CW [1 ]
机构：
[1] NATL CHENG KUNG UNIV,INST ELECT & COMP ENGN,TAINAN,TAIWAN
来源：
INTEGRATION-THE VLSI JOURNAL | 1990年 / 10卷 / 01期
关键词：
design-for-testing; programmable logic array (PLA); testable design; VLSI testing;
D O I：
10.1016/S0167-9260(05)80032-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new technique which uses extra inputs to make PLA testable is presented. A revised rule to modify the product lines of the PLA is given. No extra product lines are added as the revised rule is applied to the PLA. Fewer extra inputs than other existing comparable techniques are required to make the modified PLA testable, and therefore fewer extra overheads are added. The faults detected by this method include any number of stuck-at faults, any number of missing device faults, and any number of extra device faults. Even the redundant extra and missing device faults in the AND plane and OR plane are covered by this method. © 1990 Elsevier Science Publishers B.V.
引用
收藏
页码：9 / 18
页数：10
相关论文
共 50 条
  • [41] Minimal C-testable tests for block-CLA adders
    Moore, WR
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1998, 85 (05) : 611 - 628
  • [42] METHOD FOR DESIGN OF TESTABLE COUNTING-CIRCUITS
    CHAPENKO, VP
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1988, (05): : 82 - 89
  • [43] Delay testable sequential circuit design.
    Matrosova, Anzhela Y.
    Mitrofanov, Evgeniy, V
    VESTNIK TOMSKOGO GOSUDARSTVENNOGO UNIVERSITETA-UPRAVLENIE VYCHISLITELNAJA TEHNIKA I INFORMATIKA-TOMSK STATE UNIVERSITY JOURNAL OF CONTROL AND COMPUTER SCIENCE, 2013, 23 (02): : 140 - 147
  • [44] THE DESIGN OF EASILY TESTABLE VLSI ARRAY MULTIPLIERS
    SHEN, JP
    FERGUSON, FJ
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (06) : 554 - 560
  • [45] EASILY TESTABLE DESIGN OF LARGE DIGITAL CIRCUITS
    FUNATSU, S
    WAKATSUKI, N
    YAMADA, A
    NEC RESEARCH & DEVELOPMENT, 1979, (54): : 49 - 55
  • [46] DESIGN OF TESTABLE STRUCTURES DEFINED BY SIMPLE LOOPS
    ABRAHAM, JA
    GAJSKI, DD
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1079 - 1088
  • [47] A test implementation approach for VLSI testable design
    Du, J
    Zhao, YF
    Yu, LX
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2086 - 2089
  • [48] Design automation of testable finite state machines
    Miroschnyk, Maryna
    Pakhomov, Yuriy
    German, Edward
    Shkil, Alexander
    Kulak, Elvira
    Kucherenko, Dariia
    2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2017,
  • [49] Current testable design of resistor string DACs
    Hashizume, M
    Nishida, T
    Yotsuyanagi, H
    Tamesada, T
    Miura, Y
    DELTA 2006: THIRD IEEE INTERNATIONAL WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, 2006, : 197 - +
  • [50] SPECIAL ISSUE ON TESTABLE AND MAINTAINABLE DESIGN - FOREWORD
    MCCLUSKEY, EJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 3 - 3
12345